will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST). login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Blogs > System Design and Verification > speed verification turnaround by extending mdv to tlm
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the System Design and Verification blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Speed Verification Turnaround by Extending Metric-Driven Verification (MDV) to TLM

Comments(0)Filed under: SystemC, TLM, functional verification, metric-driven verification, System Design and Verification, MDV, Watanabe, abstraction, Jack Erickson, UVM, webinar

One of the main benefits of moving the design entry point up in abstraction from RTL to SystemC/TLM is faster verification turnaround. Higher abstraction contains much fewer details, so simulation at that level runs faster and debug is much more productive.

But in order to reduce overall verification turnaround, the work done at this level needs to be leveraged to greatly reduce the amount of work done at subsequent levels. Otherwise it just becomes an extra step. This means that verification at higher levels of abstraction needs to be an extension of your existing metric-driven verification methodology plan so that you can verify functionality at the abstraction level where it is introduced. Then instead of re-verifying at lower abstraction levels, you can just regress it while focusing verification on functionality that is newly introduced when the lower levels of abstraction allow for more detail.

Yoshi Watanabe, a Sr. Architect at Cadence who has been working with key partner customers to extend their existing environments up to SystemC/TLM, recently explained his approach in a webinar which is available for replay. It is titled "Speed Verification Turnaround by Extending MDV to TLM." You can access it here:

If you're looking to speed verification turnaround (and who isn't?), this is a must-see.

-Jack Erickson


Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.