Home > Community > Blogs > System Design and Verification > cdnlive paper high level synthesis on video processing asic
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the System Design and Verification blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

CDNLive paper: High-level Synthesis on Video Processing ASIC

Comments(0)Filed under: High-Level Synthesis, ESL, C-to-Silicon, SystemC, hls, RTL Compiler, CDNLive!, System Design and Verification , CDNLive, Israel, Freescale, DAC 2012, video processor, Jack Erickson

The proceedings from the recent CDNLive! event in Israel recently became available, and you can access them with your Cadence.com account login.

The paper entitled "High-level Synthesis on Video Processing ASIC" delivered by Yaniv Fais and Michael Zarubinsky of Freescale gives a great look into their group's adoption of C-to-Silicon Compiler high-level synthesis and their application of it on a video accelerator.

For anyone considering a move from RTL-based design up to SystemC-based, it is a must-read. First it highlights the benefits of moving up in abstraction through a simple example, showing how you can quickly explore different micro-architecture implementations for a simple code snippet. Then it goes on to show a code sample from their project and how they explored their options using the C-to-Silicon GUI, for example:

  • Highlighting the critical path in the control-dataflow graph (CDFG)
  • Using the critical path viewer to see the actual instance-level timing from embedded RTL Compiler
  • Viewing the overall performance of the algorithm via simulation vectors with SimVision
  • Exploring the area tree map to look for opportunities to recover area where there is plenty of timing slack

The paper finishes with a nice summary of the benefits as well as a balanced look at the challenges they faced in evolving their methodology to a higher level of abstraction. Suffice to say, their experiences align with other customers we have heard from at our most recent C-to-Silicon user group in Japan and the recent DAC panel on high-level synthesis.

For the details, check out the paper!

And to hear these types of papers presented in the future and to be able to speak directly to customers that have been through these experiences, register for a local CDNLive! conference:

 http://www.cadence.com/cdnlive/pages/default.aspx

-Jack Erickson

Comments(0)

Leave a Comment


Name
E-mail (will not be published)
Comment
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.