Home > Community > Blogs > System Design and Verification > skeptical that tlm d amp v makes designers more productive come and see for yourself
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the System Design and Verification blog (individual posts).
 

Share
  • Email
  • Social Web
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Skeptical That TLM D&V Makes Designers More Productive? Come and See for Yourself!

By Steve Svoboda on October 3, 2009Comments(0)Filed under: System Design and Verification, IBM, ARM, C-to-Silicon, SystemC, TLM, PMCS, TI, Vittuatech, CDNLive!, DAC&V, CoWare

Last week Cadence’s new CMO John Bruggeman extended a personal invitation to all of you to join us for CDNLive San Jose 2009.   With 60+ papers, tutorials, and workshops, live and webcasted, we’re expecting even bigger attendance than back in 2007 (our biggest ever).

Those of you attending last year might remember that at that time Cadence had just announced our next-generation high-level synthesis tool, and that we were “back in the game” of System Design and Verification. You could count the number of presentations and case-studies on one hand (minus a finger or two! ;-).  Next week you’ll need both hands.  It’s truly amazing how far Cadence has come in just one year.  We’ve progressed from “Crackerjack” HLS technology to a comprehensive TLM-driven D&V solution, built around OVM and “Roll-you-own” Virtual Prototyping using a set of building blocks, to working solutions developed in partnership with some the world’s leading virtual platform and model vendors.

Next week at CDNlive SJ you can hear first-hand from companies like ARM, CoWare, IBM, PMCS, TI and Virtutech, about how all these technologies work and the productivity impact they are already experiencing today.

You can attend live, watch from the comfort of your desk, or from a Café in Paris on your iPhone.  The choice is totally up to you!  Below is a list of the System D&V presentations you surely don’t want to miss: 

Wed Oct 7 

  • SystemC TLM Design and Verification Solution Overview (by Cadence)
  • ARM Fast Models and Incisive SystemC TLM2 Interoperability (by ARM)
  • CoWare and Cadence SystemC TLM Based Co-Verification Solution (by CoWare)
  • Virtutech and Incisive Software Extensions Integration (by Virtutech)- SystemC TLM Design and Verification Workshop (by Cadence)
Tue Oct 13 Fri Oct 16
  • IBM Electronics Verification Management Solution - Toward First Time Right Designs (by IBM)
  • HW/SW Co-Verification for a Next-Gen Internet Platform w/ Incisive Software Extensions (by PMCS)
  • Using Incisive Software Extensions and a SystemC Virtual Platform to Verify Linux Device Drivers (by Cadence)

If you haven’t already registered go to: http://www.cadence.com/cdnlive/na/2009/pages/agenda.aspx

 

Steve Svoboda

Comments(0)

Leave a Comment


Name
E-mail (will not be published)
Comment
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.