Home > Community > Blogs > System Design and Verification > dac virtual platform workshop
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the System Design and Verification blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

DAC Virtual Platform Workshop

Comments(0)Filed under: embedded software, virtual platform, DAC, metric-driven verification

Back in early May, I wrote that it was Not Too Early to Start Thinking About DAC 2009. Well, now it is too late to start thinking about it, and it is time to start acting by making plans to get to San Francisco.

One of the events I will attend is the Virtual Platform Workshop.  Workshop organizer Soha Hassoun recently posted an article on Gabe on EDA that raises some interesting questions. Trying to blend the world of chip design with embedded software is a topic that comes up over and over for conferences. It seems every semiconductor company is going in this direction, and I have covered the topic in many of my blog posts here on cadence.com. Software engineers are probably not naturally drawn to attend DAC, but on the other hand we need some good attendance to demonstrate that engineers are interested in topics that blend the hardware and software disciplines. There is a great opportunity for verification engineers to make the jump from RTL simulation and drive the next level of verification at the Virtual Platform level. Experts are needed to understand modeling techniques, Virtual Platform assembly, mixed hardware/software debugging techniques, system level verification methodologies, and more. The ability to construct and utilize Virtual Platforms for verification by bringing them to embedded software engineers to improve overall system quality is an excellent topic to research at DAC before heading home with new ideas to improve verification. After all, the Virtual Platform is really a verification tool. In a sense, it's just a simulator, and using it to run embedded software is just another way to do verification by finding bugs or proving there are no bugs. Hardware stimulus and checking are still required as well as all of the metric-driven flows used today in hardware verification.

I'm sure you will be soon overwhelmed with information about DAC. Good luck sorting though it, and make sure to come out and support all of the Virtual Platform related activities at DAC. This is a great conference to interact with other engineers on the topic and there will be plenty of ways to do it during the week.

Jason Andrews


Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.