Home > Community > Blogs > System Design and Verification > c to silicon launch

Share

  • Email
  • Social Web
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

C-to-Silicon Compiler Launch

Comments(0)Filed under: high-level synthesis adoption, C-to-Silicon Compiler

On July 14th, Cadence introduced C-to-Silicon Compiler, a next-generation high-level synthesis product that improves designer productivity up to 10x in creating and re-using system-on-chip IP.  C-to-Silicon Compiler enables engineers to design at a higher level of abstraction and helps automate the analysis of hardware micro-architecture. 

C-to-Silicon Compiler automatically translates and optimizes abstract behavioral descriptions from C/C++ /SystemC to synthesizeable Verilog RTL for implementation, verification and SoC integration.

C-to-Silicon Compiler addresses all the major barriers to high-level synthesis adoption: 
  • Embedded Logic Synthesis (ELS) Uses embedded RTL-Compiler for high-accuracy timing estimates that enable parallel optimization of control and datapath logic, and delivering better-than-average human QoR.
  • Behavior-Structure-Timing (BST) database that enables “true” incremental synthesis, avoiding the need to repeat synthesis and verification each time an incremental design-change is made.
  • Constraint-Functionality Separation (CFS) enables easy design-re targeting across multiple applications as well process-technologies
  • Auto-generated Fast Hardware Model (FHM) to accelerate verification and enable HW-SW co-development 
If you have an opinion about this annoucement, please share it within this blog below. If you want to hear about other opinions, go to the following links to see what the press wrote about this. 

Comments(0)

Leave a Comment


Name
E-mail (will not be published)
Comment
Commenting is available to registered community members only.



Don't have an account? Create one now.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.