Home > Community > Blogs > IC Packaging and SiP > verifying multi technology chips in a sip fact or fiction
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the IC Packaging and SiP blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Verifying multi-technology chips-in-a-SiP, fact or fiction?

Comments(0)Filed under: IC Package Physical layout and co-design, Analog and RF SiP design, IC Packaging & SiP design

With everyone talking about System-in-Package (SiP), one challenge that often gets ignored or overlooked is: How do you go about functionally verifying mixed technology (CMOS, GaAs etc) chips that are interconnected at the package substrate level?"

If you have ever pondered this challenge, or have tried and failed, or tried and suceeded you may be interested in this article in ChipDesign Magazine.

Have a read. I have some thoughts on this but would like to hear yours first. Let me know what you think. 



Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.