Home > Community > Blogs > IC Packaging and SiP > lack of design chain collaboration prevents sip to go mainstream
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the IC Packaging and SiP blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Lack of design-chain collaboration prevents SiP to go mainstream

Comments(0)Filed under: IC Packaging & SiP design, design chain, IDMs, PDK, backend implementation

A few years back, I was considering that the lack of an integrated design solution (tool flow) was the reason that SiP design was an "expert engineering" process -- and why it was not adopted more widely despite its benefits over SoC integration for a broad range of applications and markets.

However, since the initial release of our SiP solution (http://www.cadence.com/products/sip/index.aspx) a while back, and after having worked with several customers in the adoption of the provided complete design solution, I found that design chain was the key limitation today.

Collaboration across the design chain must be facilitated because, in order to effectively design a SiP, a complex design chain of system, SoC, circuit, package, and board designers will be involved.

Traditionally, these designers have worked independently and designs have been created, simulated, implemented, and verified separately using different tools, methods, and flows, often without a single ‘system’ level circuit simulation view of the entire design.

Major issues exist when it comes to manufacturing. The backend implementation is typically done at the package foundry as it was 20 years back in the ASIC world. Things like a PDK (Process Design Kit) as in the IC world including for example DRC rules to enable the physical verification of the package layout do not exist.

This is why the majority of complex SiP solutions, where performance relevant off-chip circuitry is part of the package, are only done at IDMs successfully. IDMs do have the necessary in-house CAD support and have close relationship with the package foundry. What is your take on this?


Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.