What's Good About Allegro PCB Editor Quickplace Overlap? Check Out 16.6!
By Gerald "Jerry" Grzenia
on May 20, 2013
Just a very "quick read" on a new option for Quickplace this week. The Allegro PCB Editor Quickplace is an application used to ‘quickly’ scatter components around the perimeter of the design or to a room location. By default, components...
Read More »
Comments (1)
Filed under: PCB Layout and routing, PCB design, SPB, Allegro PCB Editor, Allegro, PCB Editor, PCB, layout, Allegro GUI, Grzenia, Allegro 16.6, placement edit, place replicate, Overlap components by, Quickplace
|
 |
What's Good About AMS Data Precision Options? They’re in the 16.6 Release!
By Gerald "Jerry" Grzenia
on May 13, 2013
Just a brief blog today to introduce that 16.6 Allegro AMS Simulator (PSpice) now provides 64-bit data precision by default. This ensures a higher precision compared to the 32-bit data. For example, when a very small amplitude voltage is superimposed...
Read More »
Comments (0)
Filed under: AMS simulation, OrCAD Capture, OrCAD, AMS simulator, AMS, pspice, design, Grzenia, Allegro AMS, Cadence, Cadence Design Systems
|
|
|
What's Good About Capture’s Save Command? 16.6 Has a Few New Enhancements!
By Gerald "Jerry" Grzenia
on May 6, 2013
Just a quick blog this week to mention a couple productivity enahancements for Capture-CIS. The 16.6 Allegro Design Entry CIS ( Capture ) product has a few new enhancements for Saving designs. Read on for more details ... Save In the Hierarchy viewer...
Read More »
Comments (0)
Filed under: Front-end PCB design, SPB, Capture CIS, Allegro, Capture-CIS, Design Entry, Allegro Design Entry, Design Entry CIS, design, Capture, Grzenia, Allegro 16.6, Cadence Design Systems
|
|
|
Customer Support Recommended - Instance and Occurrence Modes of Design Annotation using OrCAD Capture
By Naveen Konchada
on May 2, 2013
Assigning reference designators for the schematic instances is a very vital part of the entire PCB flow. This can sometimes become very cumbersome, and in some cases users allocate a major portion of their time and effort to get the assignments correct...
Read More »
Comments (0)
Filed under: PCB design, Capture CIS, OrCAD Capture, OrCAD, Schematic, 16.01, Capture-CIS, PCB, PCB Capture, "PCB design", "capture CIS", hierarchy, hierarchical schematics, 16.5, Capture, application note, Appnote, Appnotes, 16.6, Cadence
|
|
|
What's Good About ADW’s Design Migration? 16.6 has many new enhancements!
By Gerald "Jerry" Grzenia
on April 29, 2013
Prior to the Allegro Design Workbench (ADW) 16.6 release, the migration process required multiple executables: – Netassembler – Archiver – Purge – Packager It was also less robust with dependencies on external programs, and the...
Read More »
Comments (0)
Filed under: Allegro, Allegro Design Workbench, ADW, Library, design, design data management, Grzenia, Allegro 16.6, 16.6, Cadence
|
|
|
What's Good About FSP’s Design Compare? Check Out 16.6!
By Gerald "Jerry" Grzenia
on April 18, 2013
The 16.6 Allegro FPGA System Planne r (FSP) product has an extremely helpful Design Compare capability. With design changes done in Allegro PCB Editor the FSP designer needs to verify and, if they agree, accept the PCB designer’s changes. The FSP...
Read More »
Comments (0)
Filed under: PCB Layout and routing, PCB design, SPB, Design Entry HDL, Allegro, FPGA: PCB, PCB Editor, FPGA, FPGA-PCB Co-Design, FPGA System Planner, FSP, PCB, Taray, layout, design, FPGAs, Grzenia, Allegro 16.6, 16.6, comparing constraints
|
|
|
What's Good About DEHDL’s Constraints Comparison? The Secret's in the 16.6 Release!
By Gerald "Jerry" Grzenia
on April 16, 2013
The Allegro 16.6 Design Entry HDL release provides designers a mechanism to compare two databases for constraint differences. The databases that can be compared are of the following types: • Schematics (.cpm) • Layout design (.brd, .sip, .mcm...
Read More »
Comments (0)
Filed under: PCB design, Constraint Manager, Allegro, PCB Editor, Schematic, property, PCB, Allegro Design Entry, layout, design, Constraint-driven PCB Design flow, Grzenia, Allegro 16.6, 16.6, constraint databases, constraint difference
|
|
|
What's Good About Allegro PCB Editor Generic Cross-Section Files? See for Yourself in 16.6!
By Gerald "Jerry" Grzenia
on April 9, 2013
Beginning with the Allegro PCB Edito r 16.6 release, you are provided a methodology to export a technology (.tcf) or constraints (.dcf) file which is a generic cross-section. A generic-cross-section file (GCSF) captures constraints for specific layer...
Read More »
Comments (2)
Filed under: PCB Layout and routing, PCB design, SPB, Allegro PCB Editor, Constraint Manager, PCB Editor, PCB, layout, "PCB design", design, Constraint-driven PCB Design flow, ECSets, electrical constraints, Allegro GUI, Grzenia, Allegro 16.6, 16.6, constraint databases, constraint difference, constraints
|
|
|
What's Good About RF PCB and Autoplace? 16.6 Has Many New Enhancements!
By Gerald "Jerry" Grzenia
on April 3, 2013
The 16.6 Allegro RF PCB application has many new enhancements. I’ll cover a few over the next several weeks. Here are some major autoplace related enhancements: Grouping in Design Entry HDL (DEHDL) Allegro PCB Editor Enhancements Read on for more...
Read More »
Comments (0)
Filed under: PCB Layout and routing, PCB design, SPB, Design Entry HDL, Allegro PCB Editor, RF, PCB Editor, Schematic, PCB, Design Entry, design, Grzenia, Allegro 16.6, placement edit, 16.6, Allegro RF SiP, RF PCB, autoplace, Cadence Design Systems
|
|
|
What's Good About PCB SI and Vias? 16.6 Has Many New Enhancements!
By Gerald "Jerry" Grzenia
on March 25, 2013
In the Allegro PCB SI 16.6 release, vias in SigXp have been enhanced to make it more efficient for design use. In addition, Allegro PCB Editor padstacks will be used to build the models. Read on for more details … Adding Vias Adding a via is easier...
Read More »
Comments (0)
Filed under: PCB Signal and power integrity, Allegro, via, SI, Signal Intregrity, PCB, SigXP UI, layer stacks, PCB SI, "PCB design", SI analysis and modeling, design, PCB Signal integrity, "PCB SI", Allegro PCB SI, Design Reuse, signal integrity, inset vias, Grzenia, Allegro 16.6, 16.6, Cadence
|
Community GuidelinesThe Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines. |