Home > Community > Blogs > PCB Design > what s good about ams simulator ibis model capability it s in the 16 6 release
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the PCB Design blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

What's Good About AMS Simulator IBIS Model Capability? It’s in the 16.6 Release!

Comments(0)Filed under: AMS simulation, SPB, Capture CIS, Capture-CIS, AMS simulator, PCB, Design Entry, AMS, IBIS, pspice, design, Grzenia, Allegro 16.6, 16.6, Cadence, Cadence Design SystemsThe 16.6 AMS Simulator now provides IBIS model simulation capability:

  • SPICE circuit generation for all IBIS versions
  • Support for V-T curves
  • Analog simulation of XNets (use Advanced Analysis tools for smoke analysis on bypass components)

Read on for more details …

The Model Editor now supports all versions of IBIS for V-T curves.


Invoke Modeled.exe.

Invoke the IBIS converter from the menu Model > IBIS Translator.

Browse to Database\IBISImport\epcs64.ibs:


Click OK to generate PSpice Model.


PSpice allows you to simulate nets with SI Model assignments in PSpice. Consider the following example circuit:



Select a design from Project Manager and invoke the library setup. Ensure the library setup is correct:

Select pins U1A.16 and U1B.11 and select RMB > Signal Integrity >Assign SI Model:


Assign any output model to the pin:


Open a TCL Command Window in Capture from the menu View > Command Window.

Type in the following TCL command to activate the IBIS netlisting -
SetOptionString IBIS_PINS_NETLIST TRUE

Next, source a TCL file from your hierarchy -
source {$CDSROOT\pspice\tclscripts\IbisToPSpice\tcl\ibisnetlist.tcl}

Create a transient simulation profile Tran.

Generate the PSpice Netlist from IBIS by executing the following command -
::ibisnetlist::run

Run the PSpice Simulation.

Plot V(Mynet).

Create new measurement:


Launch AA for Sensitivity analysis from Capture.

Import measurement.

In the AA TCL Window, enter the following command -
source {<path>\database\SimulatingSI\PspAAProcessDesign.tcl}

Run Sensitivity Analysis.



I look forward to your comments about how you’re using these new capabilities!

Jerry “GenPart” Grzenia

Comments(0)

Leave a Comment


Name
E-mail (will not be published)
Comment
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.