Home > Community > Blogs > PCB Design > what s good about ams new advanced options they re in the 16 6 release
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the PCB Design blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

What's Good About Allegro AMS New Advanced Options? They’re in the 16.6 Release!

Comments(2)Filed under: PCB design, SPB, AMS simulator, AMS, pspice, Grzenia, Allegro 16.6, 16.6, MS simulation, Allegro AMS, advanced options, analog/mixed signal

The Allegro AMS Simulator (analog/mixed-signal) 16.6 release adds several enhancements to the Advanced Options dialog form. This enables the customizability of a PSpice simulation run, including control over convergence homotopy options, making worst-case analysis independent of RELTOL and enabling auto-convergence automatically in case of convergence failure. These options do not change the core behavior of the simulator, but provide the designer new ways to control the behavior at different simulation points.

Options have been added to the Advanced Analysis Options dialog box in the following areas:
--Bias-Point Convergence
--Integration Method
--Voltage Limiting
--Worst-case Deviations
--Max-Time Step Control
--Pseudo Transient
--Relative Tolerance

Read on for more details…

Here are the new options available in the Advanced Analog Options form:


Convergence Improvement Options:
– Advanced Biaspoint Convergence Homotopies
– Integration method option
– Node Value Limiting
– Relative Tolerance

Accuracy Improvement Options:
– Worst-case control independent of RELTOL
– Behavioral sources TimeStep Control for sinusoidal functions
– MinStep independent of TSTOP
– 64-Bit Data accuracy

For the Biaspoint Convergence:

    • Bias-point Convergence Enhancement
    • Used when all other methods (STEPGMIN, STEPSOURCES) have failed
    • Enables all convergence algorithms, viz. PseudoTran, StepGmin, and StepSources (ON by default)
    • Enables StepGmin from inside of StepSources
    • Suppresses stepping of dependent sources during StepSources
    • Maximum number of steps per iteration of StepGmin
  • ITL6
    • Maximum number of steps per iteration of StepSources
    • Maximum number of steps per iteration of PseudoTran

For the Transient Convergence:

    • Integration method to be used during Transient analysis
    • Gear is more stable, so more often used in the default mode
    • Trapezoidal is more accurate
    • Tolerance for integration error calculated during transient analysis
    • A higher value implies more tolerance, so bigger time steps and reduced accuracy
    • Can be useful to jump model discontinuities in case of fastswitching designs
    • Default = 7

There are also new PSpice Options:

    • Absolute limit on data values calculated in PSpice engine during simulation
    • Can be used in case of overflow errors
    • Can also be useful for convergence failures in some simulations
    • Deviation to be used for Worst-case analysis
      • Default calculation for worst-case Delta is nominalValue * RELTOL
      • If WCDEVIATION is specified, it gets modified to nominalValue * WCDEVIATION
  • PROBE64
    • 64-bit Probe data
    • Increases resolution of probe
    • Very useful for differential probes
    • Suppress GMIN addition across current sources
    • Gives more accurate results for very low current values
    • Sets automatic break-points for sinusoidal behavioral sources
    • Useful for long simulations when default Max Time Step is too big

I look forward to your feedback!

Jerry “GenPart” Grzenia


By hrienderhoff on November 1, 2013
Is there a free Orcad schematic viewer like the Allegro pcb design viewer?

By Jerry GenPart on November 1, 2013
Hi Hans,
You can install the free OrCAD PCB Designer Lite DVD found on www.cadence.com/.../downloads.aspx  This will allow you to open up Capture schematics and view them. There is a design size limit, but it should work for most designs.
Jerry G.

Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.