Home > Community > Blogs > PCB Design > what s good about capture s signal integrity flow the secret s in the 16 6 release
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the PCB Design blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

What's Good About OrCAD Capture’s Signal Integrity Flow? The Secret's in the 16.6 Release!

Comments(0)Filed under: PCB Signal and power integrity, Capture CIS, OrCAD Capture, Constraint Manager, Allegro, OrCAD, Schematic, Capture-CIS, Signal Intregrity, SigXP UI, Design Entry CIS, PCB SI, IBIS, layout, PCB Capture, SI analysis and modeling, Constraint-driven PCB Design flow, PCB Signal integrity, High Speed, OrCAD PCB SI, Allegro PCB SI, electrical constraints, signal integrity, Capture, Grzenia, Allegro 16.6, 16.6, 16.6 routing, constraint databases, constraints

With the 16.6 release, you now have the capability of utilizing the PCB SI tools (SigXP) to work with topologies and constraints in the OrCAD Capture environment.

Capturing constraints early in design cycle is important for the following reasons:

  • Quality challenges as the design cycle for any PCB product is shrinking day by day
  • As the edge rates are shrinking, it is necessary to constrain the critical signals up-front to avoid signal integrity issues
  • As a result,engineers are forced to move some of the tasks early in the design cycle, which might cause more iterations if taken at the final stage of board designing
  • Enabling pre-route constraints cuts down the design iterations, enabling designers to deliver shorter design cycles

 

Read on for more details…



Here is an overview of the Capture – SI flow:




SI Model Management (associate models to schematic instances)
• Setting up SI Model Libraries
• Auto Generate Models for discrete components
• Assign Models to Parts and Pins

Explore Signals (associating explore signals and managing ECSets on schematic XNets)
• Export XNET to Signal Explorer (SigXP)
• Assigning topologies to schematic XNets
• Validate topologies on schematic XNets

Export/Import ECSets (exporting/importing ECSet assignments from/to the schematic)
• Export ECSets from the schematic to SI Expert
• Import ECSets to the schematic from SI Expert
• Export ECSets to physical layout
• Import ECSet changes from physical layout

Export/Import with Allegro PCB Editor (taking the ECSet to/from Allegro Layout)
• Netlisting to Allegro
• Backannotating from Allegro


There are two methodologies for managing constraints:

 

 

 

 

 

 

 

 

 

Please share your experiences using this new 16.6 capability.

Jerry “GenPart” Grzenia

Comments(0)

Leave a Comment


Name
E-mail (will not be published)
Comment
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.