Home > Community > Blogs > PCB Design > what s good about fsp planning mode check out 16 6
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the PCB Design blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

What's Good About FSP Planning Mode? Check Out 16.6!

Comments(0)Filed under: Front-end PCB design, PCB Layout and routing, PCB design, FPGA: PCB, PCB Editor, FPGA, FPGA-PCB Co-Design, FPGA System Planner, FSP, PCB, Design Entry, design, routing, FPGAs, Grzenia, Allegro 16.6, placement edit, net swap, pin swap, swap, pinswap

The Allegro FPGA System Planner (FSP) 16.6 release offers major improvements in Auto-interactive pin swap (“Planning Mode”) with the addition of “Auto pinswap” functionality. Using three different algorithms – Reassign Bundle Pins, Rake Order, and Breakout Order – you can re-optimize entire bundles (the existing 16.5 manual pin swapping functionality has been retained). The communication between Allegro PCB Editor and FSP has also been improved. Instead of using a copy of the FSP project and then side files for communicating swap requests, all communication is managed through an associated FSP project that the PCB designer selects in Allegro PCB Editor - this can be a copy of the FSP project or the master.


Read on for more details …

In the 16.5 release, the Allegro PCB Editor used placement dependent results to accomplish routing:


In the 16.6 release, the Allegro PCB Editor auto-interactive pin swap (“planning mode) uses the power of FSP during the PCB planning phase to re-optimize pin assignments based on actual bundle flows:

 

There are now available three (3) different auto pin swap algorithms that can be used - Reassign Bundle Pins, Rake Order, and Breakout Order:

 

 

The algorithms now combine flow/route planning along with the FPGA rules guided swapping:

 

I look forward to your feedback on these new capabilities.


Jerry “GenPart” Grzenia

Comments(0)

Leave a Comment


Name
E-mail (will not be published)
Comment
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.