Home > Community > Blogs > PCB Design > robert hanson tames the topic of power on final day of cadence event
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the PCB Design blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Robert Hanson Tames the Topic of Power on Final Day of Cadence Event

Comments(0)Filed under: PCB Signal and power integrity, PCB design, PDN, DDR3, IBIS-AMI, Allegro, SI, PCB, PCB Signal integrity, Power Delivery Network, PCI Express, power integrity, PI, Allegro 16.5, OrCAD PCB SI, signal integrity, Robert Hanson

On day-three of the Cadence Signal and Power Integrity Three Day Event, the audience was served up a dose of Robert Hanson expertise on managing power delivery networks.  Robert covered topics such as developing a bypass system, RLC of a bypass capacitor, power delivery, and capacitor parameters.  Robert interacted with the attendees in such a way that both those with a background and those without a background in the topic were able to gain practical knowledge.

Attentive Crowd Listens in to Robert

Robert started the day showing some of the ways to determine if you have a power delivery network (PDN) problem – specifically power droop and ground bounce.

Once the attendees were able to understand the cause and effect of an un-optimized PDN design, he moved on to some of the ways things can be improved.  As an example, proper use of bypass capacitors was discussed.


In the afternoon, attendees moved to the hands-on workshop where Allegro PCB PDN Analysis tool was used to help show how the theory taught by Robert can be analyzed in the PCB designs they are working on today.



The workshop took them through the design flow showing how they can perform power delivery network planning early in the design process and then detailed DC (IR Drop) and AC analysis as the PCB is being designed.


The afternoon proved to be both educational and a good time as workshop attendees worked with colleagues to wind through the hands-on material.


Mark Polomski, Hardware Lead at Sonos, Inc. (a leading manufacturer of wireless music systems) said, “The seminar lectures and workshops have been great.  They are very informative with good practical knowledge.”

Let us know how you enjoyed the Cadence PCB Signal and Power Integrity Three Day Event.You can read about Day 1 here and Day 2 here.



Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.