will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST). login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Blogs > PCB Design > signal integrity education continues at cadence event featuring robert hanson
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the PCB Design blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Signal Integrity Education Continues at Cadence Event Featuring Robert Hanson

Comments(0)Filed under: IBIS-AMI, Allegro, PCB SI, "PCB design", TeamAllegro, Power Delivery Network, SPB16.5, Allegro 16.5, OrCAD PCB SI, Robert Hanson, PDN Analysis

On day-two of the Cadence Signal and Power Integrity Three Day Event, it was standing room only as 100+ attendees listened in as Robert Hanson explained high speed interface design challenges associated with DDR3 and PCI Express 3.0.  Robert took the mystery out of designing for timing compliance as well as how to meet bit error rate specifications on multi-gigabit interfaces.

Robert's material on multi-gigabit interfaces included a discussion on skin effect, dielectric loss and the need for pre-emphasis.

 Pre emphasis explained by Robert


In addition, as multi-gigabit serial links are always implemented in differential pairs, Robert discussed some of the perils of poorly managed differential impedance.

  Differential Impedance explained by Robert                                                                          

Many of the attendees were able to stay for the afternoon workshops that allowed hands-on experience with Cadence tools that analyze DDR3 and PCI Express interconnect on PCBs. 

50 Attendees get hands-on tool experience in Day 2 Workshop

This advanced Signal Integrity day gave attendees the unique opportunity to learn the theory, get comfortable with the tools, and then take this experience back to their workplace and apply immediately on designs in process.  Attendees that return for day-three will have the opportunity to learn about power delivery network (PDN) design and analysis and once again have an opportunity to get some hands-on experience with the Cadence tools that perform PDN anaylsis.

Let us hear about your experiences at day-two of the Cadence Signal and Power Integrity Three Day Event. A report on day one is located here.



Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.