Home > Community > Blogs > PCB Design > what s good about allegro pcb router hdi via tangency check out 16 5
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the PCB Design blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

What's Good About Allegro PCB Router HDI Via Tangency? Check Out 16.5!

Comments(0)Filed under: PCB design, Allegro PCB Editor, High-Density Interconnect, HDI, Allegro, via, microvia, PCB Editor, PCB, layer stacks, layout, global route, design, routing, High Speed, blind vias, buried vias, SPB16.5, Allegro 16.5, miniaturization, via tangency

High Density Interconnect (HDI) techniques are increasing in the PCB domain. HDI provides the ability to place components on both sides of the board and helps reduce the PCB layer stack. Allegro PCB Router started evolving in this direction from the SPB16.2 version with drill holes and microvias. In the SPB16.3 release, constraints for blind and buried vias, and stacked via enhancements, were provided.


With the SPB16.5 release, SPECCTRA provides ability to use inset/tangency and stagger via patterns.


Read on for more details …


Via Tangency


A tangent via pattern consists of two vias connected to each other through tangency of their pads:
                           
Side View of Tangent pattern:

 

Superposition of Tangent patterns:



Syntax


Notice the changes in the clearance descriptor syntax, especially the tangency and inset rules at bottom:

 

For details, please refer to command reference manual.

Translating tangency from PCB Editor / SPIF changes

The bbvia tangency configuration in Allegro PCB Designer is recognized like a bbvia to bbvia samenet clearance value specified to 0. The rule is accounted in via configuration creation; even if samenet DRC checker is turned off, both core bbvia and microvia types are affected. SPIF will translate the “tangency” keyword as a legal value instead of 0 clearance on all hierarchy levels.

Example:
The following class tangency allows tangency between bbvia and bbvia.
rule class RF_SP (clearance tangency (type bbvia_bbvia))

The following command allows tangency on net ADDR5 between bbvia and microvia
rule net ADDR5 (clearance tangency (type microvia_bbvia))

The following command allows tangency in BGA region between microvia and microvia
rule region BGA_U383_1_4 (clearance tangency (type microvia_ microvia))


Highlight via_tangency


You can now highlight the tangent and inset vias by using the highlight command in SPECCTRA -

highlight via_tangency on


This will highlight the tangent vias as shown below:



 

highlight via_tangency off

This will remove the highlight of via_tangency.

Please share your experiences using this new capability.

Jerry "GenPart" Grzenia

Comments(0)

Leave a Comment


Name
E-mail (will not be published)
Comment
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.