Home > Community > Blogs > PCB Design > what s good about vias in allegro constraint manager it s in spb16 3
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the PCB Design blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

What's Good About Via DRCs In Allegro Constraint Manager? It's In SPB16.3!

Comments(0)Filed under: PCB Layout and routing, PCB design, SPB, Allegro PCB Editor, Constraint Manager, via, PCB Editor, PCB, SPB 16.3, Allegro 16.3, "PCB design", SPB16.3

Current design technologies require extremely tight matching requirements right down to the overall net topologies to ensure that any deviations in propagation delays are minimized. As a result, design guidelines call for matching the number of vias for a group of signals. The prior releases of Constraint Manager support a "MAX_VIA_COUNT" constraint which does not meet the needs of these new design requirements. The SPB16.3 Allegro PCB Editor constraint system now supports a method to check for an equal number of vias in addition to a "maximum" number of vias on a group of nets or pin pairs.

Also, prior to the SPB16.3 release, if the Max Via constraint was applied to both nets of an Xnet, the most conservative value would ascend up to the Xnet level. This essentially prevents the control of vias on each side of the pass through device. A behavioral change has been made to the Max Via rule that maintains the constraint values at the net level. If constraining at the Xnet level is desired, the constraint will need to be explicitly applied to it.

Read more details below

Match Via DRC

The Match Vias constraint is located in the Electrical domain, Net — Routing — Vias worksheet.


 

The Match Vias constraint is a boolean ON/OFF assignment. It can be applied to hierarchical objects such as Buses, Net Classes, Diff Pairs and Match Groups. The member with the lowest via count is considered the target or reference object and will indicate a PASS condition. The reference object cannot be reassigned to another member.


A net must be fully routed for a pass/fail condition. An unrouted member would appear in yellow

.

Max Via DRC

The following figure shows the max via count behavior in SPB16.2. The value of 1 ascended up to the Xnet level, rendering the check useless. Clearly "one value fits all" does not work here.


 

The Max Vias constraint is now located in the Electrical domain, Net — Routing — Vias worksheet. The constraint is now checked at the net level in an Xnet.

 

Please let me know how you're using these new SPB16.3 features.

Jerry "GenPart" Grzenia

Comments(0)

Leave a Comment


Name
E-mail (will not be published)
Comment
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.