Home > Community > Blogs > Silicon Signoff and Verification > please take a look at this
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Manufacturability Signoff blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Anyone involved in managing OPC or DFM may want to read this

Comments(1)Filed under: Litho-aware design, CMP-aware design , Design Diagnostics, Silicon Diagnostics , Design for yield, Silicon Signoff and Verification, strategy for design-for-yield, foundry

There is a good article in the August edition of Microlithography World that anyone involved in managing OPC or DFM may want to read. I may be a bit biased (I was one of the authors) but it is good......

Here's a link to the article.

Fujitsu, Applied Materials and Cadence collaborated for this article to discuss the process we used to help Fujitsu create CD-SEM recipes.   It was a great experience and our collaboration helps determine the effectiveness of OPC on their silicon. Our results showed using the Cadence technology reduces the time spent on the CD-SEM recipe creation process by a factor of 6× (1,200 minutes to 213 minutes).

I would be very interested in what people think about the article and how they create CD-SEM recipes. Feel free to comment below.

Comments(1)

By Alex on January 29, 2009
When you cannot get closure between what you design and what you actually build with that design - sizing, placement, materials properties - you expect massive systematic failures. Design rule compliance can no longer be taken for granted. Our design and manufacture have gone beyond design verification infrastructure required for predictable execution. Yield learning is a terrible way to start learning DR violations. Extensive CD-SEM based metrology in layouts on production wafers is the right thing to do, as long as you get relevant and accurate data on DR compliance. Yet, I would think that much more is needed to regain closure.  

Leave a Comment


Name
E-mail (will not be published)
Comment
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.