will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST). login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Blogs > Low Power > rak introducing conformal low power advanced features on power intent comparison hierarchical integration and cpf macro modeling
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Low Power blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

RAK: Conformal Low Power Advanced Features for Power Intent Comparison, Hierarchical Integration and CPF Macro Modeling

Comments(0)Filed under: low power, CPF, low-power design, Rapid Adoption Kits, Conformal Low Power, Functional Verification, Formal Verification, Common Power Format 1.0, Low Power Mixed Signal Verification, Advanced Features, Digital Front-End Design, CPF Macro Modelling, RAK, Hierarchical Integration, Power Intent Comparison, online support, Cadence support, RAKs, macro models

Why do you define macro models? Luke Lang, Engineering Director at Cadence, says that "Just because you have a hard macro doesn't mean you need to define a macro model: A single-domain hard macro without any low power component should be black-boxed. A macro model is not necessary."

Luke further elaborates: "Custom IP blocks and analog macros often contain low-power features. A pure black box makes verification and implementation almost impossible. So, you need macro modeling as it provides the necessary power information to enable verification and implementation." The diagram below depicts Common Power Format (CPF) macro models.



  • Embedded RAM with always-on memory core but with power shutoff (PSO) interfaces.
  • Analog macro that turns off a portion of the circuit.
  • Embedded processor that operates with dynamic voltage and frequency scaling (DVFS).

Cadence customers can learn more in a Rapid Adoption Kit (RAK) titled Conformal Low Power and RTL Compiler: Low Power Verification for Advanced Users. The kit includes overviews, tutorials with demo design (instructions are provided on how to set up uthe ser environment) and provides introductions for the advanced features of Conformal Low Power -- including Power Intent Comparison, Hierarchical Integration and CPF Macro Modeling.

  • Validated with CLP 11.1 and RC 11.1.
  • Last Update: 07/18/2012.
  • Skill Level: Intermediate

You can also find a low power (LP) Mixed Verification presentation that talks about:

  • Overview of LP structural verification
  • Application of LP structural verification to mixed-signal designs
  • Generation of CPF macro model

While providing an overview on hierarchical flow and integration, the Cadence Low Power team also shares some confidential tips and techniques on Macro Cell Modelling. There are several "learning-by-doing" labs to cover these advanced features of the Conformal Low Power verification solution. They will surely make you productive and proficient with Cadence tools and technologies.

To download this Advanced CLP RAK, click here.  To access all RAKs, visit our RAK Home Page

Note: To access above docs, click a link and use your Cadence credentials to logon to the Cadence Online Support (COS) web site.

Cadence Online Support website is your 24/7 partner for getting help and resolving issues related to Cadence software. If you are signed up for e-mail notifications, you've likely to notice new solutions, Application Notes (Technical Papers), Videos, Manuals, etc.

You can send us your feedback by adding a comment below or using the feedback box on Cadence Online Support.

Happy Learning!

Sumeet Aggarwal


Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.