Home > Community > Blogs > Low Power > si2 interoperability guide v2 0 available for download
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Low Power blog (individual posts).
 

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Si2 Interoperability Guide V2.0 Available for Download

By Qi Wang on October 31, 2011Comments(0)Filed under: low-power, power, low power, UPF, CPF, CPF 2.0, Common Power Format, Si2, OpenLPM, low-power design, IEEE 1801, IEEE 1801-2009, tutorial, interoperability guide

Recently, the Silicon Integration Initiative (Si2) announced the availability of the Interoperability Guide for Power Format Standards V2.0. This is an important milestone of power format interoperability between IEEE 1801-2009 and the Common Power Format (CPF).

This update was triggered by the Si2's CPF 2.0 release earlier this year. CPF 2.0 is a major CPF release on top of the previous CPF 1.1 and 1.0 releases. Many new features were introduced in CPF 2.0. To learn more about CPF 2.0, check out the online tutorial.

Another major accomplishment of this new version of CPF is that it has some noticeable enhancements to improve the interoperability with IEEE 1801. For those who are close to the two formats, here is a short list of enhancements made in CPF 2.0 to improve interoperability:

  • Support -pg_type in create_global_connection
  • More flexible mode specification to model functional modes
  • Ability to force isolation and shifter insertion on crossings that do not require isolation by default
  • Ability to model more types of state retention logic
  • Ability to enable/disable power aware simulation semantics

The recently released Interoperability Guide V2.0 is an update of the previous version with changes included. For those who are using a low power design flow with mixed power format languages, the new release is a must read.

Qi Wang

Comments(0)

Leave a Comment


Name
E-mail (will not be published)
Comment
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.