Home > Community > Blogs > Logic Design > learn logic built in self test lbist macro generation and insertion
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Logic Design blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Learn Logic built-in self-test (LBIST) macro generation and insertion at your desk

Comments(0)Filed under: RTL compiler, rc, OPCG, ATPG, Encounter Test, Encounter Diagnostic, RAK, JTAG, Encounter DFT Architect, LBIST

Cadence's Encounter® Test using Encounter RTL Compiler global synthesis inserts a complete test infrastructure to assure high testability while reducing the cost-of-test with on-chip test data compression.

The high-level solution highlights of Cadence Encounter® Test can also be described as follows:

  • Comprehensive manufacturing test offering for logic and embedded memory IP
  • Single-pass logic synthesis, test insertion and pattern generation that can be physically and power domain aware
  • Reduced cost of defect detection with higher quality test patterns and accurate silicon defect diagnostics
  • Applicable to all design sizes from small mixed-signal to very large SoCs
  • Test coverage analysis and augmentation
  • Support for MBIST and LBIST testing

"Testability" has become a critical concern for ASIC designers. Design for Test (DFT) techniques provide measures to comprehensively test the manufactured device for quality and coverage. One of the main DFT techniques or Encounter® Test solution components available today is Logic built-in self-test (LBIST). The LBIST is inserted into a design to generate patterns for self-testing. LBIST allows for field/system testing without the need for automated test equipment (ATE) and at times it is used during wafer/burn-in testing. Cadence Encounter® RTL Compiler provides an automated way to insert LBIST logic, while Cadence Encounter® Test provides support to generate the patterns and observe the responses.

 

Now the question is how quickly to find the right learning vehicle that helps discover what one doesn't already know. Rapid Adoption Kits (RAKs) from Cadence help engineers learn foundational aspects of Cadence tools and design and verification methodologies using a "DIY" approach. Application notes, tutorials and videos also help develop a deep understanding of the subject.

Keeping this need in mind, Cadence Encounter® Test and RTL Compiler product development teams, in February 2014, developed a RAK that introduces the concepts of LBIST used to test logic test structures. The RAK covers the insertion of structured test logic into the digital portion of multiple designs using RTL Compiler, running LBIST Signature Generation and Automatic Test Pattern Generation (ATPG) using Encounter Test, running simulation with ncsim (IES), and Conformal LEC Verification.

 

At the end of this RAK, you should be able to:

  • Understand how to insert LBIST into a design
  • Understand how X-sources need to be controlled during LBIST execution
  • Understand the differences between Direct Access and JTAG LBIST, and when it is best to apply each method
  • Understand the scripts and files written out of RTL Compiler to be used by Encounter Test for LBIST Signature Simulation
  • Be able to insert test points into a design to augment coverage

You can download your copy by clicking a link below, and use your Cadence credentials to log on to the Cadence support website.

Rapid Adoption Kits

Overview

RAK Database

Encounter Test and RTL Compiler: Logic Built-In-Self-Test (LBIST)

View

Download (6 MB)

 

We are covering following technologies through our RAKs at this moment:

Synthesis, Test and Verification flow
Encounter Digital Implementation (EDI) System and Sign-off Flow
Virtuoso Custom IC and Sign-off Flow
Silicon-Package-Board Design
Verification IP
SOC and IP level Functional Verification
System level verification and validation with Palladium XP

Please keep visiting http://support.cadence.com/raks to download your copy of RAK.

Happy Learning!

Sumeet Aggarwal

Comments(0)

Leave a Comment


Name
E-mail (will not be published)
Comment
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.