Home > Community > Blogs > Logic Design > how do logic designers become rock stars
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Logic Design blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

How Do Logic Designers Become Rock Stars?

Comments(0)Filed under: logic design, Jack Erickson, John Bruggeman, EDA Graffiti, rock stars

Cadence's new Chief Marketing Officer, John Bruggeman just published a guest post over at one of my oft-read blogs, EDA Graffiti. In it he talks about Intel's "rock stars" - our logic design brethren - and how the model of relying on these rock stars to design your chips is no longer sufficient. Integration of IP is now just important as creation of that IP by those rock stars.

This should not offend you rock stars, after all the amount of logic that can fit on a die is growing exponentially, yet our population of logic design rock stars is not. So what happens is that SoC design becomes more and more about integrating internal IP, 3rd party IP, new logic, along with software. This is similar to the evolution of systems design, where everybody used to design their own ASICs, whereas today most systems are built from high-volume ASSPs and the differentiation comes from software, industrial design, etc.

The good news for logic designers is that the IP they create can be leveraged a lot more in this model. From an economic point of view, the suppliers of this IP remain somewhat fixed, while the demand for it increases exponentially. This is the true rock star model. In fact, logic designers today are more like a house band performing brilliant work but not getting broad exposure. The SoC integration model enables them to scale to a much larger demand.

The big question is - how do we get there? How much of your latest project's transistor count comes from new RTL?

So much RTL today is implementation-specific - specific to the application/context where it is used, or designed for a specific power profile, designed to work around limitations of 20-year-old synthesis technology, etc.  At the very least it tends to be process-specific - how much combinational logic can we get through in order to meet timing in this process? So that begs the question - can we even get to the big stage with RTL abstraction, or does logic design need to move up a level of abstraction in order to enable this? What else is required to enable logic designers to achieve rock stardom?

Jack Erickson


Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.