Home > Community > Blogs > Logic Design > leakage overview and reduction techniques
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Logic Design blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Leakage Overview and Reduction Techniques

Comments(1)Filed under: Low power , Logic Design, low power design, leakage power, Steve Carlson

The Low Power Design Community recently published a nice summary of the techniques folks use to control leakage power, from the process-level to architectural:

And our own Steve Carlson is heavily quoted!

Actually, one key point I would like to echo is the one about excessive performance margin.  We still see a lot of this.  Too much.  Folks over-margining their timing constraints by 30-40% because of the uncertainty of physical interconnect.  At 65nm, increasing performance by 30% will increase leakage by 100%...do you really want to do that for your entire design?  And does it even help all the cases where you have large delays due to a long wire going across the chip?

The better answer is to use a tool like RC-Physical, that uses production placement in the production floorplan, and brings that info into the synthesis process.  This enables synthesis to optimize the truly difficult paths for timing, and the rest for power and area.

Excessively margining for one metric is no longer an option in today's process geometries, and for that matter in today's competitive semi market.

 

Jack Erickson

Comments(1)

By Mike Carrell on April 24, 2009
Yeah, I'd think you'd want to set your constraints reasonably, and not just squeeze on one constraint (over-constraining timing) but timing, area and power...and have the Synthesis tool work to achieve those simultaneously!

Leave a Comment


Name
E-mail (will not be published)
Comment
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.