Home > Community > Blogs > Logic Design > New InCyte v3.5 Let’s You Manage Power, Without Being the “Power Expert”
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Logic Design blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

New InCyte v3.5 Let’s You Manage Power, Without Being the “Power Expert”

Comments(0)Filed under: Logic Design, CPF, incyte, chip planning, power management, chip estimator, ChipEstimate.com, FED

Quantify the trade-offs of Power Management techniques in Early Chip Planning with the new v3.5 release of Chip Planning Solutions.

The Chip Planning Solutions team, who comes to Cadence via acquisition of ChipEstimate.com about one year ago, has just released a new version of InCyte. You may be familiar with their easy-to-use solution that lets a user explore the area, performance, power, and cost of ICs and optimize IP decisions in a pre-RTL state of IC design.

This is available in both the mainstream and the enterprise versions of the tool; that’ Cadence InCyte Chip Estimator (CICE for short) and Cadence Chip Planning Solution (CCPS for short). {We sure like our acronyms in EDA, don’t we?}

Now CICE’s power management capabilities enable trade-off analysis of various low power techniques like multiple-supply voltage and power shut-off; so you can quickly see the cost/benefit. But you don’t have to become an expert on low-power techniques or EDA formats.

  • There’s a new power management GUI window where you can
    • Easily define various power modes (e.g. talk, standby), assign voltage levels, and turn domains on/off in those modes
    • See/edit a power domain diagram of the design
    • Estimate static/dynamic power across all power modes to quantify costs/benefits of power architecture
  • At any point, you can output a corresponding Common Power Format (CPF) file as a starting point for downstream synthesis and P&R tools



Remember that if you’re a CICE user, all these modeling things are already handled for you since the server (which your CICE client points to), has the latest-greatest info based on foundry libraries and 7000+ pieces of hard/soft IP from 200+ vendors.

If you already have CICE installed, you should receive the update to v3.5 the next time you start up the tool. Or you can download from downloads.cadence.com and select CICE35 to download. Please contact cps_support@cadence.com should you have any questions or need assistance. The new power management capabilities are available in CICE-XL and CCPS User. For information about upgrading from CICE-L to CICE-XL, you can contact cps_sales@cadence.com.


Thanks for using InCyte and for your continued support!

 ++ Mike Carrell

Trivia question: What did Han Solo call Chewbacca during their first year of working together? (Answer on next post)


Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.