Home > Community > Blogs > Logic Design > coarse pso and the new apple macbook
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Logic Design blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Coarse PSO and the new Apple MacBook

Comments(0)Filed under: Low power , power estimation, PSO, geek, power design, AVS, DFVS, battery

After a long day, I like to browse around the web, looking for interesting stories.  Ok, yes, I’m a geek (as my daughter continues to remind me, accompanied by a roll of her eyes).

But I found this story about the new MacBook too interesting to pass up.  I agree with Seth that the most interesting feature is the use of multiple graphics.  But for a different reason – this is the ultimate in coarse Power Shut Off.

What I find particularly interesting is that I bet each of these graphics sub-systems also have some pretty advanced power management capabilities.  But by themselves, it wasn’t enough for Apple.  For Apple, the additional cost of a graphics system was worth the extra 25% of battery life.  And, of course, cost here is not just the chip price.  There’s also the additional real estate, the software development and qualification costs, and the potential reliability impact of having additional components.

So I’m wondering if this can explain why I’m not seeing that many DVFS (Dynamic Voltage Frequency Scaling) or AVS (Adaptive Voltage Scaling) designs being done.  A quick refresher – AVS is changing the voltage based on the application requirements.  Higher horsepower requirements will cause the voltage to be increased.  DVFS is taking that one step further, and changing the voltage and frequency based on sub-application needs.  The I-frame decoding takes more oomph than the P-frame, so amp up the voltage and frequency during I-frame.

But voltage scaling takes some sophisticated software and hardware control.  Maybe it is cheaper to just put extra stuff on the chip (or in the case of Apple, on the motherboard) and switch between them based on the user requirements?  I’ve also heard of this approach being used by some networking companies – they’ll just turn off some of the switch circuits if they’re not needed.

What do you think?  Are multiple potentially redundant power shut off blocks the way to go?  Are we going to see more layered PSO like the Apple approach?  And what does this mean for power design and estimation?


Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.