Home > Community > Blogs > Industry Insights > dac 2014 30 cadence customer partner presentations available on line
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Industry Insights blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

DAC 2014: 30+ Customer, Partner Presentations Now Available on Cadence.com

Comments(0)Filed under: Cadence customers, Cadence partners, Cadence Theater, DAC theater, DAC 2014

One of the busiest spots on the Design Automation Conference (DAC 2014) show floor was the Cadence Theater, which featured continuous customer and partner presentations over a three-day period June 2-4. These informal, half-hour presentations allowed engineers to learn about problems and solutions from other engineers, and to hear about the latest capabilities from Cadence ecosystem partners.

Most of the Cadence Theater presentations are now available in the form of audiotapes and slides at the Cadence DAC web site. Companies who have made their presentations available include AMD, Altera, Bluespec, Broadcom, Cisco, CSR, Dini Group, Fujitsu, GLOBALFOUNDRIES, IBM, Kozio, Maxlinear, Methodics, Methods2Business, National Instruments, NetSpeed, NVIDIA, Samsung, Solarflare, STMicroelectronics, Tektronix, TowerJazz, X-FAB, and Xilinx. Additionally, the Cadence Academic Network held a PhD Forum Award ceremony at the theater.

The Cadence Theater attracted large crowds over a three-day period.

The presentations are available to anyone. To access them, simply go to the Theater section of the Cadence DAC web site and select the sessions you'd like to view. Following is a list of what's available as of this writing. To see a summary of the Cadence Theater 2013 presentations, click here.

Monday, June 2, 2014

Company

Presentation Title

STMicroelectronics

Cadence In-Design VIPVS and LDE Adoption in STM Smart Power PDK

GLOBALFOUNDRIES

Collaboration Key to Enablement at Advanced Nodes

Cadence

Physically Aware RTL Synthesis

TowerJazz

Using Cadence PVS for Signoff at TowerJazz

National Instruments

Post- and Pre-Silicon Verification - The Best of Both Worlds

Samsung

Foundry DFM Requirements with Cadence In-Design, Signoff DFM

NVIDIA

Palladium for Android SW Validation, GPU Testing on ARM v8 SoC

NetSpeed

NetSpeed Systems: Bringing the Power of Synthesis to SoC Design

Xilinx

Industry-Leading Solutions for FPGA-Based Prototyping

AMD

Application-Level Power Event Monitoring with Hybrid Emulation

Broadcom

SoC Static Power Verification with Encounter Conformal Low Power

Maxlinear

Tempus Timing Signoff Solution: Impressions, Real-World Results

 

Tuesday, June 3, 2014

Company

Presentation Title

TowerJazz

Analog/MS Flow with EAD, Device Checker, and PVS PERC Features

Samsung

14nm FinFET Design Using Virtuoso Advanced Features

IBM

Overcoming Patterning-Induced Place-and-Route Challenges at 10nm

Methodics

IP and Design Data Management for SoC Designs

Solarflare

Emulating a Dual-Port 10G/40G NIC on Palladium and RPP

Cadence

Validate Complex Multi-Core Designs, Optimize HW/SW Performance

Fujitsu

Physical RTL Synthesis Improves Timing and Congestion at Fujitsu

STMicroelectronics

Virtuoso Mixed-Signal "SmartPower" Implementation Flow

Tektronix

System Signal Integrity Expands into the Lab

 

Wednesday, June 4, 2014

Company

Presentation Title

Methods2Business

SystemC-Based Design for Next Generation of Wi-Fi 802.11n MAC IP

Kozio

Applying Post-Silicon Verification Approaches at Pre-Silicon

Altera

Flip-Chip Co-Design Planning Using Cadence OrbitIO

Cadence

Accelerated VIP, a Deep Dive Based on Customer Case Studies

Samsung

Enabling Cadence Signoff Technologies for 14nm FinFET at Samsung

Dini Group

Hardware Solutions for FPGA-Based Prototyping

GLOBALFOUNDRIES

Old and New DFM Paradigms Transitioning from 20/14 to 10nm

CSR

Using Palladium/VSP Hybrid to Accelerate SW Development

Cisco

Physical RTL Synthesis Strategies on Networking ASICs at Cisco

X-FAB

Enhanced Black Box Design Flow Using Cadence PVS

Cadence Academic Network

DAC - PhD Forum Award Ceremony

Bluespec

FPGA Prototyping Enables Rapid Development of Customizable Processors

TowerJazz

Using Cadence PVS for Signoff at TowerJazz

Richard Goering

Related Blog Posts

DAC 2014 Cadence Theater - Customers, Partners Outline Challenges and Successes

DAC 2013: Customer and Partner Presentations Now Available from Cadence Theater

Comments(0)

Leave a Comment


Name
E-mail (will not be published)
Comment
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.