Home > Community > Blogs > Industry Insights > dvcon 2014 video an update on the uvm 1 2 release
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Industry Insights blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

DVCon 2014 Video: An Update on the UVM 1.2 Release

Comments(1)Filed under: DVCon, Accellera, UVM, UVM 1.2, Uwe Simm

Since its initial release as an Accellera standard three years ago, the Universal Verification Methodology (UVM) has become one of the most successful and widely used EDA standards. In addition to its original goal of verification IP (VIP) interoperability, UVM has popularized such concepts as stimulus generation based on sequences, communication based on transaction-level modeling, test execution using runtime phases, and a register layer.

The DVCon 2014 conference offered a March 3 tutorial titled "UVM - What's Now and What's Next." What's next is the pending UVM 1.2 release, which is expected to become the official version of UVM in the very near future. Uwe Simm, solutions architect at Cadence and a member of the Accellera UVM Working Group, has been involved in the development of UVM 1.2 and was a speaker at the tutorial.

The day after the tutorial, I caught up with Uwe Simm for a short video interview. He noted that the new release is "an evolution rather than a revolution." We discussed messaging improvements that allow object-oriented features, improvements that make phasing more usable, and a sequence library that is now part of the official UVM standard.

If the video icon below does not open, you can view the video here.


To learn more about UVM and the UVM 1.2 release, see the Accellera UVM community web site at http://www.accellera.org/community/uvm/.  You can download a user guide and reference implementation at http://www.accellera.org/downloads/standards/uvm.

Richard Goering

Other DVCon 2014 Cadence Blog Posts

DVCon 2014 Panel: Did We Create the Functional Verification Gap?

Jim Hogan at DVCon 2014: Functional Verification Faces "Abundant Chaos" from New Technologies

DVCon 2014 in Review: Formal Verification, Value Chain, and the Industry's Future

Lip-Bu Tan at DVCon 2014: EDA/Silicon Ecosystem Crucial to Innovation




By Roman on March 17, 2014
Uwe will also present the UVM1.2 on the DVClub shanghai event in 3.28.2014. Check it out now ----- Registration webpage ---- www.eventbrite.co.uk/.../dvclub-shanghai-28-march-2014-tickets-10200850017

Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.