Home > Community > Blogs > Industry Insights > webinar review a quick introduction to pcie over m phy m pcie
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Industry Insights blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Webinar Review: A Quick Introduction to PCIe Over M-PHY (M-PCIe)

Comments(0)Filed under: Industry Insights, SoC, Cadence, protocols, system on chip, PCI Express, MIPI, mobile devices, PCIe Gen3, M-PHY, MPHY, LTSSM, M-PCIe IP, RMMI, PCI SIG, MIPI Alliance, PIPE, PCIe over M-PHY, M-PCIe, MPCIe

If you're working on the design of mobile devices, the emerging PCIe over M-PHY (M-PCIe) standard could become very important to you. And if you'd like to learn more about it, a recently archived Cadence webinar explains what M-PCIe is, what applications will use it, how it differs from PCI Express (PCIe), and what Cadence offers in support of system-on-chip (SoC) design with M-PCIe.

The webinar was presented June 28, 2013 by Arif Khan (right), product marketing director for the SoC Realization Group at Cadence. (Khan is also a Cadence blogger, and he recently wrote about how Cadence was the first company to demo a complete M-PCIe PHY and controller solution at the recent MIPI and PCI-SIG conferences).

Khan began the webinar with a look at the evolution of PCIe. This protocol, he noted, provides a scalable, high-performance I/O interconnect for computing and communications applications. It started in 2002 with PCIe Gen1, which provides up to 2.5 GT/s. In 2006, Gen2 raised this performance to 5 GT/s, and in 2010 Gen3 claimed 8 GT/s. In 2011 PCIe Gen4 was announced (16 GT/s), but the spec is not yet complete.

PCIe is widely used in applications such as storage, networking, supercomputing, test equipment, and FPGA-based systems. But it is typically not used for mobile applications because of its power consumption. That's where M-PCIe, introduced in September 2012 by the PCI Special Interest Group (SIG) in cooperation with the MIPI Alliance, comes in.

Best of Both Worlds

Basically, M-PCIe combines a PCIe controller with the MIPI M-PHY. It extends PCIe I/O benefits to mobile devices such as tablets and smartphones. As Khan explained, M-PCIe leverages the best of both PCIe and MIPI. And both have benefits. PCIe, for example, is supported in all major operating systems, has a good power management architecture, provides a well developed software model, and offers robust discovery and configuration.

M-PHY offers lower power than the PCIe PHY, better EMI characteristics, and independently scalable receive and transmit channels. This last point deserves some explanation. As Khan explained, download bandwidth on the receive path is always higher than upload bandwidth on a transmit path because a user typically downloads more data than he uploads to a server. M-PHY handles this "asymmetry" very well, and with M-PCIe that benefit is extended to PCIe.

Typically, adopting a new protocol poses some hurdles, but these are minimized with M-PCIe. The transaction and data link layers are handled by a silicon-proven PCIe Gen3 controller. M-PHY silicon has been proven in many nodes. One thing that has to change, however, is how the controller talks to the PHY layer. The PCIe PHY typically uses the Intel PHY Interface for PCI Express (PIPE). The M-PHY, on the other hand, uses the Reference M-PHY Module Interface (RMMI).

Therefore, a new PHY logical layer is required for RMMI, and the PCIe Link Training Status State Machine (LTSSM) must be significantly changed. Clock tolerance compensation needs to be added for M-PHY. The M-PHY supports a number of MIPI protocols, each with its own tolerance; it does not have the standard PCIe clocks of 125, 250, and 500 MHz. In the webinar, Khan provides more information about what needs to change.

Making it Real

In March 2013, Cadence announced the first commercially available design IP and verification IP for M-PCIe. Cadence was also very active in the PCI-SIG working group and is a sponsor of the M-PCIe Engineering Change Notice (ECN).

Khan showed the following diagram of the Cadence M-PCIe IP solution. He noted that the bandwidth is scalable from 1-8 lanes on M-PCIe and from 1-16 lanes for standard PCIe. It supports high-speed gears 1-3, and the client interface is anywhere from 32 bits to 128 bits based on the application. A number of tunable parameters is available. Root port, end point, and dual mode (allowing either root port or end point) configurations are available.

You can access the webinar here. A Cadence log-in is required (quick and free registration available if you don't have one). A "deep dive" M-PCIe webinar is planned for the future. Meanwhile, the following Cadence blog posts have further information about M-PCIe:

Cadence First to Demo Complete M-PCIe PHY and Controller Solution at MIPI and PCI-SIG Conferences

M-PCIe - The New Big Thing from MIPI Alliance and PCI-SIG

Richard Goering


Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.