Home > Community > Blogs > Industry Insights > memcon 2013 free registration keeps you up to date on memory technology
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Industry Insights blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

MemCon 2013 – Free Registration Keeps You Up-to-Date on Memory Technology

Comments(0)Filed under: Micron, 3D, Denali, memories, memory, DRAM, MemCon, flash, semiconductor, 3D-IC, Cadence, Samsung, memory IP, DDR4, Jim Handy, 2.5D IC, ReRAM, LPDDR4, memory conference, memory subsystems, memory scaling

If you have any involvement or interest in semiconductor memory technology, the place to be Tuesday August 6, is the MemCon 2013 conference in Santa Clara, California. MemCon is the memory industry's premier technical and ecosystem event, and it targets decision makers and innovators in memory, systems integration, IP development, IC design, and SoC assembly. And the price is right - it's free.

MemCon was organized by Denali Software for nine years through 2010, the year that Cadence acquired Denali. After a brief hiatus in 2011, MemCon had a very successful return in 2012. MemCon 2012 was a one-day conference that included three keynotes, a panel on the future of memory, and two tracks of breakout sessions (see blog listing at end of this post).

MemCon 2013 is also a one-day conference. It begins with morning keynote presentations by Martin Lund, Cadence; Mike Black, Micron; and Bob Brennan, Samsung.  Following these speeches, Jim Handy of Objective Analysis will moderate a panel discussion. Lunch will then be served in the exhibit hall.

In the afternoon, this year's conference provides three tracks of technical sessions. They are as follows:


Agilent Technologies - Successful Probing of DDR4 and LPDDR3/4 for Functional Validation and Debug
Samsung - LPDDR4: Evolution for a New Mobile World
Teledyne LeCroy - Tuning DDR4 for Power and Performance
TSMC - SoC Memory Interfaces, Today and Tomorrow at TSMC

TRACK 2 - Memory Subsystems

Tektronix - Test Implications for SoC Designs Utilizing LPDDR
Discobolous Design - Embedded Resistors for High-Performance Memory Solutions
SMART Modular Technologies - Flash Storage Solutions for Embedded Applications - Making the Right Choice
Altera - Designing for DDR4 - Power and Performance

TRACK 3 - Emerging Technologies

Carnegie-Mellon University - Memory Scaling:  A Systems Architecture Perspective
4DS - Applications and Advantages of Low-Power ReRAM
Netronome - High-Performance Memory Opportunities in 2.5D Network Flow Processors
Terrazon Semiconductor - True 3D Memory Architecture Yields Amazing Performance

Presentations begin at 9:30 a.m. at the Santa Clara Convention Center. The breakout sessions run until 5:00 p.m. Seating is limited, so register now.  For further information and registration, click here.

Richard Goering

MemCon 2012 Blog Coverage

MemCon Panelists Chart Future of Semiconductor Memory

MemCon Keynote: Cloud, Mobility Disrupt Semiconductor Memory Ecosystem

MemCon Keynote: Why Hybrid Memory Cube Will "Revolutionize" System Memory



Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.