Home > Community > Blogs > Industry Insights > dac 2013 panel where s the innovation in timing signoff
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Industry Insights blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

DAC 2013 Panel: Where’s the Innovation in Timing Signoff?

Comments(0)Filed under: Industry Insights, ARM, DAC, GlobalFoundries, Cadence, Altera, signoff, Design Automation Conference, MMMC, timing signoff, process corners, DAC 2013, Tempus, timing closure, Brian Fuller, signoff lunch, timing views

Has there been enough innovation in timing signoff? Probably not, given the enormous amount of time that timing signoff and closure can take, especially at advanced nodes where there can be hundreds of multi-mode, multi-corner (MMMC) timing views. At the Design Automation Conference (DAC 2013) Monday June 3, a panel of experts will discuss how timing signoff needs to change.


The discussion will be part of a Cadence-sponsored lunch panel open to all DAC attendees. The lunch and panel will be held 11:30 am - 1:30 pm at the Austin Convention Center, Level 4, in Ballrooms E and F (see Convention Center map here). The panel is titled "Has Timing Signoff Innovation Become an Oxymoron? What Happened and How Do We Fix It?"

The panel will be moderated by Brian Fuller, who recently joined Cadence as content director/editor-in-chief. Panelists include:

  • Dipesh Patel, Executive Vice President and General Manager, Physical IP at ARM
  • Tom Spyrou, Design Technology Architect, Office of the CTO, Altera
  • Richard Trihy, Director, GLOBALFOUNDRIES

This panel discussion will take place two weeks after the May 20 introduction of the Cadence Tempus Timing Signoff Solution. Tempus promises up to an order of magnitude faster performance than existing solutions, scales to full-flat analyses of designs with hundreds of millions of instances, and comes with an integrated optimization environment for signoff closure. One factor behind this fast performance is a clever application of parallelized computing technology to static timing analysis, as described in a blog post here.

The discussion will be interactive, so bring your most challenging questions. To register for the lunch panel, click here. For a complete listing of Cadence activities at DAC, see our DAC microsite.

Richard Goering

Related Blog Post

Cadence DAC 2013 and Denali Party Update




Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.