will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST). login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Blogs > Industry Insights > dac 2013 user perspectives on system level verification
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Industry Insights blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

DAC 2013: User Perspectives on System-Level Verification

Comments(0)Filed under: Palladium, ESL, virtual platforms, Freescale, AMD, IBM, Incisive, Verification IP, VIP, acceleration, emulation, Cadence, FPGA prototyping, VSP, RPP, virtual prototyping, System Design Suite, system-level design, Frank Schirrmeister, in-circuit acceleration, DAC breakfast, DAC panel, DAC 2013, system-level verification, system to silicon, DAC:

The best way to learn about an emerging technology is to hear from the people who are using it. If you're curious about system-level design and verification, you can do just that at the Cadence System-to-Silicon Verification Breakfast at the Design Automation Conference (DAC 2013) Tuesday, June 4 from 8:00 am to 10:00 am.


The breakfast focuses on the Cadence System Development Suite, a set of four interconnected engines for virtual prototyping, simulation, acceleration/emulation, and rapid FPGA prototyping, with links to advanced verification with the Incisive simulation environment and Cadence Verification IP. The suite supports hardware/software co-verification at various points in the design cycle. At the breakfast, you'll learn more about the various engines and how they're used, and you'll hear about recent improvements such as in-circuit acceleration and hybrid use models combining the various engines.

Most importantly, the event will feature a panel that includes several System Development Suite users. As of this writing, panel participants are:

  • Mihir Pandya, Manager, Power Cores & Platform Design, Freescale
  • Avi Ziv, Simulation-based Verification Technologies, IBM Research Lab at Haifa
  • Alex Starr, Virtual Bringup Architect, AMD
  • Mike Stellfox, Fellow, Cadence

These panelists will talk about how they apply the different technologies such as virtual prototyping, RTL simulation, in-circuit acceleration, acceleration, emulation, and rapid prototyping to optimize verification efficiency for their designs. Audience questions will be very welcome, so bring your toughest questions.

"The main objective is really to have people understand system-to-silicon verification and put that in perspective with what customers are doing," said Frank Schirrmeister, group director of product marketing for the Cadence System and Software Realization Group and organizer of the breakfast. He said that attendees will "walk away with a better understanding of the sweet spots of the different engines in the System Development Suite and how they can be combined to achieve even greater improvements."

But first, you have to register - and space is limited. Click here for registration and further information.

Richard Goering




Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.