Home > Community > Blogs > Industry Insights > engineer video best practices for mixed signal soc ms soc verification
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Industry Insights blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Engineer Video: Best Practices for Mixed-Signal SoC (MS-SoC) Verification

Comments(0)Filed under: Industry Insights, DVCon, Analog, verification, Mixed-Signal, mixed signal, AMS, Functional Verification, UVM, MDV, analog/mixed-signal, UVM-MS, analog IP, mixed-signal verification, digital verification, Khan, Maxim, DVCon 2013, metric driven verification, MS-SoC, Neyaz Khan, mixed-signal SoC, MS-MDV, best practices

Why is there a need for "best practices" in mixed-signal SoC verification, and what are some of those practices? A presentation at the recent DVCon 2013 conference addressed these questions by showing how Maxim Integrated is bringing digital techniques into mixed-signal verification. Here's a brief description of the presentation and a short video interview with one of the co-authors, Neyaz Khan of Maxim. (The paper is available to DVCon attendees here).

The paper is titled "MS-SoC Best Practices - Advanced Modeling & Verification Techniques for First-Pass Success." Authors include Khan, distinguished member of technical staff at Maxim; Greg Glennon, principal member of technical staff at Maxim; and Dan Romaine, staff solutions engineer at Cadence.

The presentation was given by Glennon, who first noted that mixed-signal verification has many challenges - including connectivity/interconnect bug escapes, digital/analog interaction bug escapes, spec-versus-functionality mismatches, and lack of clearly defined verification metrics. To solve these challenges, Maxim is adopting proven techniques from digital verification. These include verification planning, analog and digital coverage metrics, constrained-random stimulus, automated checkers with assertions, and structured testbenches.

Glennon showed how real number modeling allows high-speed simulation of analog blocks, without the performance limitations of analog solvers. He also discussed mixed-signal metric driven verification (MS-MDV), the application of the Universal Verification Methodology to mixed-signal (UVM-MS), and plan-driven verification. Although Maxim is bringing these "digital" techniques into mixed-signal verification, the analog designer's job really doesn't change - he or she is still designing analog blocks using the same tools and methodologies as always.

In the video, Khan describes why standardized methodologies are needed for mixed-signal SoC verification. He identifies some of the challenges, and describes practices that can help, including verification planning and UVM-MS. He also notes that analog designers continue to design blocks as they always have. "When people look at what we are doing, and how it builds on top of the quality they are providing, they embrace it," he notes.

If video fails to open, click here.

Richard Goering



Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.