Home > Community > Blogs > Industry Insights > cdnlive silicon valley 2013 registration open agenda set 99 until feb 15
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Industry Insights blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

CDNLive Silicon Valley 2013 – Registration Open, Agenda Set, $99 until Feb. 15!

Comments(0)Filed under: CDNLive!, CDNlive, Cadence, CDN Live!, Cadence user group, $99, PCB track, CDNLive 2013, CDNLive Silicon Valley

Whatever kind of design or verification work you do, CDNLive Silicon Valley 2013 will help you do it better. This Cadence user conference , set for March 12-13, 2013 in Santa Clara, California, will help you solve design challenges, discover the latest solutions and flows, and learn how other engineers are differentiating their designs. An agenda and registration information are available on line, and an "early bird" rate of $99 is available until Feb. 15, 2013.

CDNLive Silicon Valley 2013 features over 90 presentations from Cadence experts, partners, and customers. The conference also includes three keynote speakers, Designer Expo partner exhibits, lunches, and numerous opportunities for networking with other design and verification engineers. This year's conference also introduces a two-day PCB Track with sessions of interest to PCB designers.

Here's a more detailed look at what's happening during the two days of CDNLive Silicon Valley.

Tuesday March 12

Keynote speakers:

  • Lip-Bu Tan, President and CEO, Cadence
  • Young Sohn, President and Chief Strategy Officer, Samsung
  • Martin Lund, Sr. Vice President, R&D, SoC Realization Group, Cadence

Paper sessions - 40 papers in the following  tracks:

  • Front-end Design
  • Mixed Signal
  • Custom
  • Verification
  • IC Packaging/Sigrity
  • System
  • IP/System
  • High Performance

Lunch and Designer Expo

Wednesday March 13

Paper sessions - 48 papers in the following tracks:

  • Signoff
  • Mixed Signal
  • Custom
  • Verification
  • Low Power
  • System #1
  • System #2
  • Advanced Node/3D-IC

Lunch with Cadence R&D

Two-part Techtorials

  • Multi-language UVM
  • IEEE 1801-2013 power format
  • SKILL development and debug in Virtuoso

Tuesday and Wednesday - PCB Track

  • Presentations on creating high-quality schematics, ECAD-MCAD co-design, OrCAD Capture team design, Allegro PCB "Supercharger," latest developments in routing, OrCAD apps
  • Tuesday lunch/Expo
  • Product updates for OrCAD, Allegro PCB, and IC packaging and signal integrity
  • Q&A roundtable with engineering
  • Wednesday lunch with Cadence PCB and IC Packaging team

Detailed information about CDNLive Silicon Valley, including abstracts for papers, is located here.

CDNLive events will also be held this year in Germany, Taiwan, Korea, Japan, China, India, and Israel, in addition to the U.S. east coast (Boston).  For a complete calendar, click here.

Richard Goering

Related Blog Post

CDNLive! 2012 Proceedings - Over 150 User Presentations on Design and Verification



Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.