Home > Community > Blogs > Industry Insights > arm blog story of a 20nm cortex m0 test chip
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Industry Insights blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

ARM Blog Tells Story of a 20nm Cortex-M0 Test Chip

Comments(0)Filed under: Industry Insights, ARM, Encounter, RTL Compiler, 20nm, Cadence, QRC, routing, 20 nm, test chip, Cortex-M0, Taiwan, RC, routability, 20nm test chip, ARM blog

All 20nm test chips are learning experiences, and a recent tapeout of a 20nm Cortex-M0 test chip by ARM engineers was no exception. Completed in June 2012, the test chip design used a Cadence digital implementation flow. The story of the test chip is told in a new guest partner blog (I'm the "guest" writer) at the ARM web site.

The test chip was the first project for the new ARM design center located in Hsinchu, Taiwan. One goal of the project was to provide feedback to ARM's physical IP group about the quality and usability of its standard cells and RAM. The test chip project also provided a "test drive" of the 20nm capabilities in Cadence tools, including RTL Compiler, Encounter Digital Implementation System, Encounter Timing System, Encounter Power System, and QRC Extraction.

As reported in the ARM guest blog, here are some of the lessons learned:

  • The Cadence tools are ready for 20nm, with fewer than expected problems relating to routing or double patterning.
  • Designers had to cope with ongoing changes in the design rules and the resulting impacts on placement and routing.
  • Most of the design challenges were around routability and the need to understand local density.
  • To avoid using up routing resources, routing pitches need special attention on double patterning layers.
  • The power delivery network must be designed carefully so local routing resources are not blocked.

ARM and Cadence went through this learning exercise so you don't have to. When full 20nm production is underway, you'll want a mature ecosystem where everything is in place to design and manufacture a chip as quickly, efficiently, and inexpensively as possible. That ecosystem must include verified physical IP, design IP, a comprehensive EDA tool flow, and foundry support. At this point it appears that all these pieces are falling into place.

For more detail, see the ARM guest blog here.

Richard Goering


Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.