Home > Community > Blogs > Industry Insights > free dac breakfasts hw sw co development 28nm 20nm yields
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Industry Insights blog (individual posts).
 

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Free DAC Breakfasts: HW/SW Co-Development, 28nm/20nm Challenges

By Richard Goering on May 14, 2012Comments(0)Filed under: Industry Insights, Palladium, DAC, ESL, Verification IP, VIP, emulation, embedded software, co-development, hardware/software, 28nm, system level, yield, 20nm, System Development Suite, FPGA prototyping, Design Automation Conference, LSI, 14nm, Cadence at DAC, IBM: Samsung, HW/SW co-design, DAC breakfasts

Don't go into the frenzied activity of the Design Automation Conference (DAC) without a good breakfast! Fortunately, you can get a good breakfast and learn a lot from two events sponsored by Cadence Tuesday, June 5 and Wednesday, June 6 at the 49th DAC in San Francisco.

 

Tuesday June 5

Addressing Hardware/Software Co-Development, System Integration, and Time to Market
Time: 8:00 AM - 10:00 AM (doors open and breakfast is served at 7:30 AM)
Location: 270-276 (Moscone Convention Center)

This breakfast will feature speakers from Cadence and LSI Corp. Speakers will present the following topics:

  • Cadence System Development Suite overview
  • "Intelligent instrumentation" using the System Development Suite
  • Improving FPGA bring-up time using the Palladium front end (LSI)
  • Real-world system validation using Palladium XP
  • Verification IP catalog update

The breakfast session will conclude with a panel discussion in which Cadence technologists and guests will answer your questions about system-level development challenges.

Wednesday June 6

The Path to Yielding at 2(x)nm and Beyond
Time: 8:00 AM - 9:00 AM (doors open and breakfast is served at 7:30 AM)
Location: 270-276 (Moscone Convention Center)

This breakfast will include speakers from Cadence, IBM and Samsung. A panel will look at process and design challenges at advanced nodes and discuss what it takes to ramp up to volume production. The panel will examine challenges from the foundry, EDA and customer perspectives.

Interested? Learn more about Cadence DAC lunches and breakfasts here

Register for lunches and breakfasts here

Learn about all Cadence DAC activities, including the Denali Party, here

See you in San Francisco!

Richard Goering

 

Comments(0)

Leave a Comment


Name
E-mail (will not be published)
Comment
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.