Home > Community > Blogs > Industry Insights > free webinars preview 20nm challenges solutions
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Industry Insights blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Free Webinars Preview 20nm Challenges, Solutions

Comments(0)Filed under: Industry Insights, Analog, Double Patterning, TSMC, webinars, 20nm, Cadence, Samsung, custom/analog, 20 nm

If you're designing or planning to design at 20nm - or you're just curious about this emerging and much-discussed process node - three free webinars May 1, 2 and 3 will provide a wealth of valuable information. In these webinars, Cadence experts will team up with industry leaders to present 20nm challenges and solutions, and provide guidance that will help assure 20nm success.

You are welcome to attend one or all three of these webinars:

May 1, 9:00 am Pacific: Cadence, TSMC and Others Outline their Vision for 20nm Silicon Success (hosted by EE Times). Find out what it takes to enable foundry-optimized, higher-performance, lower-power designs at 20nm.
Register to attend

May 2, 9:00 am Pacific: Cadence and Samsung Present a Digital 20nm Solution
This webinar will dig deep into the requirements for, and the technology behind, the ultimate in 20nm digital design and signoff. Get the inside scoop from Cadence and Samsung on their experiences, best practices, and recommendations for success.
Register to attend

May 3, 9:00 am Pacific: Cadence Presents a Custom 20nm Solution
Analog and full custom design at 20nm will present a significant challenge for design engineers and layout designers. Hear about addressing the challenges of 20nm design with double patterning-aware analog and custom blocks and IP. See a demonstration of dynamic coloring and hear about a 20nm design example from concept to tapeout.
Register to attend

In addition to what you'll learn, attendees will be entered into a drawing to win an Apple iPad. Click here for more information about the webinars.

Richard Goering

Recent 20nm Industry Insights blog posts:

Q&A: A Look at 20nm Design Challenges and Solutions

ISQED Keynote: 20nm From a Custom/Analog Perspective

GTC Presentation: Cadence Outlines Comprehensive 20nm Design Flow

On-Line Presentation: 20nm Design Challenges, and a Look Ahead to 14nm

Whitepaper Summary: How to Succeed at 20nm

Comments(0)

Leave a Comment


Name
E-mail (will not be published)
Comment
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.