Home > Community > Blogs > Industry Insights > eda symposium users cite 3d ic design tool needs
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Industry Insights blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

EDA Symposium: Users Cite 3D-IC Design Tool Needs

Comments(0)Filed under: Industry Insights, Qualcomm, Si2, Standards, Electronic Design Processes, EDP, stacked die, 3D, TSV, 3DIC, variability, 3D IC, 3D-IC, pathfinding, thermal, wide i/o, Reiter, 2.5D, EDPS, Sematech, Alteral, Rahman, through-silicon vias, interposer, Radojcic, tech tuning

What's needed to bring 3D-ICs with through-silicon vias (TSVs) - or 2.5D ICs with silicon interposers - into the IC design mainstream and volume production? That question resonated through a day-long session on 3D-ICs at the Electronic Design Processes Symposium (EDPS) April 6, 2012 in Monterey, California.

EDPS is an IEEE sponsored workshop that brings together some of the key movers and shakers in the EDA industry for two days of thought-provoking presentations and animated discussions. In addition to 3D-ICs, this year's topics included FPGA systems-on-chip, system-level design, cloud computing, and low power design, in addition to 3D-ICs. Corporate sponsors included Cadence, Mentor Graphics, and Synopsys.

The 3D-IC session was organized by Herb Reiter, president of eda2 asic and chair of the Global Semiconductor Alliance 3D/TSV Working Group. It began with an hour-long keynote by Riko Radojcic, director of engineering at Qualcomm, followed by a shorter talk by Arif Rahman, product architect at Altera. Several EDA vendor talks (including two from Cadence) followed, along with a panel discussion. This blog post focuses on the presentations by Radojcic and Rahman, and a future post will review the panel.

Qualcomm's Riko Radojcic presents at EDPS 2012

Radojcic noted that 3D-ICs are "almost getting mainstream" and are moving along the adoption curve (depicted on the slide shown above). He talked about the many types of 2.5D and 3D-ICs that are already in design or production by memory, foundry, CPU/GPU, FPGA, and mobile providers. Qualcomm is investigating stacked dies including memory and logic. Why? As 2D scaling gets more expensive, Radojcic said, 3D "seems like a very good opportunity."

Value Proposition

One example of the value proposition of 3D-ICs comes from wide I/O memory. Radojcic noted how wide I/O provides much better power efficiency, and much more scalability to higher bandwidths, than LPDDR3 memory - and the only way to effectively use wide I/O is stacked die. He also noted that stacking one chip on top of another gives you a "kick in performance" about equal to moving down one process generation. Which is cheaper? It depends on when and what you design, but a 3D-IC with TSVs could potentially be more cost-effective than moving down to another process generation.

Most of the process issues are conceptually ironed out, Radojcic said. The industry knows how to make holes, thin dies, and stack wafers. The remaining issues need to be sorted out with volume manufacturing. He also emphasized that EDA tools and standards are needed to leverage the advantages of 3D-ICs. Specifically, he called for the following capabilities:

  • Pathfinding creates a "quick and dirty trial design to see what things are going to look like" in terms of the 3D stack. It predicts the electrical, thermal, and mechanical properties and interactions on dies, and provides early estimates of area, power, and cost.
  • Tech Tuning brings electrical, thermal and mechanical interactions into the design implementation flow. This will happen first with rules and later, perhaps, with models.
  • Thermal is a fundamental constraint, and "design for thermal is almost the new frontier." Thermal issues must be solved at a system level.
  • Variability is a key concern and tools are needed to manage it. "You can think of die-to-die interactions as a form of variability. You can produce rules, but that's a crude way of solving the problem."
  • Standards are needed. Radojcic noted that the Silicon Integration Initiative (Si2) is working on 3D design format exchange standards, Sematech is working on the process side, and "we really need interaction from the EDA community."

An FPGA Perspective

Arif Rahman then spoke about what Altera needs from the EDA community for its internal 3D-IC design work. Altera is interested in 3D technology because of the potential for higher bandwidths, faster time to market, and the potential to integrate FPGA fabrics with ASICs, ASSPs, CPUs, memory, and other functions. In March 2012, Altera and TSMC announced a heterogeneous 3D IC test vehicle.

Rahman traced out a desired 3D EDA flow very similar to what Radojcic presented. He also cited the need for standards. However, Rahman noted, Altera's challenge is somewhat different from that of SoC or ASIC providers, because an FPGA is 70-90% custom design.

Rahman's suggested flow starts with Pathfinding and planning in order to evaluate stacking configurations and chip-package interactions. It then moves on to physical design implementation including floorplanning, TSV and microbump planning, and 2.5D/3D die stack configuration. This step is followed by performance validation for signal integrity, power, thermal, timing, and other criterion. Finally, signoff verification needs to include thermal, mechanical and power considerations in addition to traditional design rule checking.

"One thing unique to 3D is the thermal aspect. You are going from a die that is 500 to 700 microns thick and thinning it to 50 or 100 microns. So thermal aspects are much more pronounced than with 2D ICs and you have to consider them much earlier in the design flow," Rahman said. He cited the need for calibrated models for electrical, thermal, and thermo-mechanical analysis.

So what's the bottom line? Making money, of course. "We see 3D as an enabler to provide more system level capabilities," Rahman said. "That will help companies move up the value chain. And the higher you move up in the value chain, the higher the business opportunity."

Richard Goering

 

 

Comments(0)

Leave a Comment


Name
E-mail (will not be published)
Comment
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.