Home > Community > Blogs > Industry Insights > user view going green with low power design and ccopt
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Industry Insights blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

User View: Going “Green” With Low-Power Design and Clock Concurrent Optimization (CCOpt)

Comments(0)Filed under: Industry Insights, low power, Encounter, CDNLive!, power management, CDNlive, Netronome, LoboPrabhu, ccopt, clock concurrent optimization, clocks, clocking, Azuro, clock tree synthesis, CDN Live!, CDN Live, EDI 11.1, green

Network processing chips are tough to design. They're big, they're fast, and they have to minimize power consumption. At CDNLive! Silicon Valley 2012 (the Cadence user group conference) Ranjit LoboPrabhu, physical design manager at Netronome Systems, shared some ways his company is going "green" with its network processors, and offered a quantitative evaluation of the clock current optimization (CCOpt) technology now provided by Cadence.

Acquired from Azuro last year, and now available with the Encounter Digital Implementation System 11.1, CCOpt runs clock tree synthesis (CTS) concurrently with placement and physical optimization. It uses a "timing window driven" engine to optimize timing paths and clocks simultaneously. The technology promises improvements in overall design performance and power, as well as a reduction in clock area and power. At Netronome, LoboPrabhu put those claims to the test. (For further information on CCOpt, see references at the end of this post).

LoboPrabhu's paper was titled "Being Green -- What Good Design and CCOpt can do to Reduce Power." In addition to talking about CCOpt, LoboPrabhu offered some general tips for low-power system-on-chip (SoC) design. At the top of the list is setting a realistic timing goal. How can this be done? One way is to look at the distribution and sizes of cells. Another is to benchmark the design at different frequencies and observe the resulting power.

CCOpt Results from Two Designs

In an interview following his presentation, LoboPrabhu noted that Netronome used two "production worthy" designs to evaluate CCOpt. Design 1 was a memory controller block that was minimally optimized, and Design 2 was a processor block that was thoroughly hand-tuned.

With a traditional approach aimed at "balancing" clocks, CTS runs separately from optimization. Even if a designer converges timing in synthesis, LoboPrabhu said, "things don't scale exactly as they did during synthesis because you have parasitics and congestion. New critical paths are introduced and convergence is a challenge."

CCOpt combines CTS with optimization, and "there is absolutely an advantage in doing that," LoboPrabhu said. "You get the ability to optimize a whole design together, and you aren't concentrating on only designing a clock tree and then trying to retrofit that into a design." CCOpt, he said, "has an idea of the whole design space and can skew the clock tree so it doesn't violate any of the setup and hold constraints."

And the results? On Design 1 (1.5M instances) CCOpt demonstrated a 29% power savings and a 10% improvement in timing. This is for the entire block, not just the clock tree. With Design 2, which was better optimized to begin with, CCOpt increased the timing margin by 80 ps, about a 7% to 8% improvement, and provided an additional 5% power savings. LoboPrabhu noted that "everything was very timing critical in this design, it had been manually optimized, and even in this tight space CCOpt was able to demonstrate good numbers."

Netronome started using clock concurrent optimization when it was provided by Azuro. At the time, some file format translation was needed. Now that it's integrated into Encounter 11.1, LoboPrabhu said, "it's a breeze. It's one command and it does all the steps you had to do before."  He also likes its clock tree visualization capabilities. In the future, he'd like to see the technology extend into routing.

Low Power Tips

In his CDNLive! presentation, LoboPrabhu shared these tips on conserving power:

  • Don't overdesign - set the correct design constraints
  • Size cells properly
  • Use clock gating to preserve clock tree power
  • Clock gate at the root of the clock tree in a block
  • Put memories into sleep or shutdown
  • If a block is not being used, turn it off with power switch cells
  • Reduce IR drop by skewing the times that clocks and flip-flops switch

Why all the concern about low power? Power consumption has become a big concern for data centers as more and more data moves into the cloud. Power constraints on chips and systems that go into data centers are becoming more and more stringent. "Conserving power positions us better to compete in the marketplace," LoboPrabhu said.

Thus, being "green" has a direct impact on Netronome's bottom line.

CDNLive! Silicon Valley 2012 proceedings will be available here for conference attendees.

Richard Goering

Further Information on Clock Concurrent Optimization

Industry Insights blog: Why Cadence Bought Azuro - A Closer Look

Industry Insights blog: Q&A: Former Azuro CEO Explains Clock Concurrent Optimization

Chip Design Magazine article: Clock Concurrent Optimization Reshapes IC Physical Design Flow

 

Comments(0)

Leave a Comment


Name
E-mail (will not be published)
Comment
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.