Home > Community > Blogs > Industry Insights > tsmc cdnlive keynote we can beat moore s law
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Industry Insights blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

TSMC CDNLive! Keynote – “We Can Beat Moore’s Law”

Comments(0)Filed under: Industry Insights, ARM, DFM, CDNLive! Silcon Valley, CDNLive!, Moore's Law, Open Integration Platform, collaboration, 28nm, TSMC, Cortex-A15, 20nm, 3D IC, 3D-IC, OIP, CDN Live!, CDN Live, 2.5D IC, silicon interposers, 14nm, 12" wafers, Cassidy

The world's largest foundry provider, TSMC, is confident it can keep up with the semiconductor scaling predicted by Moore's Law and can even outpace Moore's Law through 2.5D and 3D-ICs. It's all part of the "incredible high-tech future" predicted by Rick Cassidy, president of TSMC North America, in a keynote speech at CDNLive! Silicon Valley (Cadence user conference) March 13, 2012.

Cassidy's speech, "Living in the Silicon Century," followed an earlier keynote by Lip-Bu Tan, Cadence president and CEO (read report here) and preceded a third keynote by Tom Lantzsch, executive vice president of corporate development at ARM (read report here). All of the keynotes emphasized the need for close and early collaboration to solve the challenges of advanced process nodes.

Cassidy began his talk with a look at the technology that flourished after the invention of the first IC in 1959. He noted how business models transitioned from a very integrated IDM approach in the 1970s, to the advent of EDA in the 1980s, the emergence of the fabless model in the 1990s, and the current "fabless plus" model that includes EDA, IP and services.

"I think we're at the beginning of what is going to be an even more spectacular ride than where we came from," Cassidy said. He noted that the semiconductor industry has perpetuated an "inside out" business model. "This is the only industry I know of where you make things that are smaller, perform better, have more functionality, and yet it costs less. This business model creates an elastic opportunity which is explosive."

Moore's Law and Beyond

TSMC is gearing up for the second half of the silicon century, Cassidy said. He noted that some 850 engineers are working on design technology platform capabilities, and that another 3,000-plus engineers are working in R&D. "That's 3,000-plus engineers who stand behind the concept of the [TSMC] Open Integration Platform," he said. Beyond that, he noted, is an IP alliance driven by tens of thousands of engineers.

"We don't see an end to Moore's Law," Cassidy said. "We are working at 14nm, 10nm and beyond with lots of innovations. I think we can actually beat Moore's Law." He spoke of the 12" wafer "gigafabs" that TSMC is building, and that are already cranking out more than 100,000 wafers per month. He also said that TSMC has invested $13 billion between this year and last year, and 80% of that has gone into building 28nm and 20nm capacity. "We have the capacity in place to serve your needs," he said.

There is an opportunity to "outpace" Moore's Law, he said, through 3D-ICs as well as "2.5D ICs" using silicon interposers. "It really perpetuates the scaling opportunity, and if you think about it, there's a great deal the system designer can do while architecting new products, with different ways to solve problems."

Cassidy added that "we've been working with Cadence, and the nice thing is that 3D-IC solutions are available on Reference flow 12.0. Cadence has done a really nice job for us. They won the Physical Implementation award at the 2011 OIP Forum." Another example of collaboration is the work that Cadence, ARM and TSMC did on the first 20nm ARM Cortex-A15 tapeout, which Cassidy hailed as "absolutely outstanding work."

Daunting Challenges, Deep Collaboration

But the high-tech future Cassidy envisions won't come easily. "The problems are daunting and they're going to be hard to solve," he said. "Deep partnership with folks like Cadence sits at the heart of what we need to do." He pointed to design for manufacturing (DFM) as one area where Cadence and TSMC have worked closely together.

Cassidy called on audience members to interact with Cadence and other partners on the R&D side. "If we don't understand one another's challenges we don't be able to solve them," he said. "Engineers solve problems, but they're becoming far more complex than anything we've seen before."

Closing remark: "The pace of change is accelerating and what you're doing is making that happen. We've got the canvas, we've got the paint and the paintbrushes, and you have the artistic and creative talent that will drive products out there that will transform the way the world works." Cassidy added, however, that "I can't iterate enough how important close collaboration is for success, and how it has to happen earlier with each generation."

Richard Goering

Other CDNLive! 2012 Keynote Blog Posts:

CDNLive! - Lip-Bu Tan Keynote Cites Semiconductor Growth Drivers

CDNLive! Keynote - New Horizons for ARM based SoCs

 

Comments(0)

Leave a Comment


Name
E-mail (will not be published)
Comment
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.