Home > Community > Blogs > Industry Insights > the denali memory report has returned
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Industry Insights blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

The Denali Memory Report has Returned!

Comments(0)Filed under: Industry Insights, Denali, memory, DRAM, Leibson, EDA360 Insider, storage, NAND flash, Denali Memory Report, memory blog, Elpida

For more than a decade, the Denali Memory Report has been an authoritative source of information about business and technology trends in semiconductor memory and storage. The report was published by Denali Software, which was acquired by Cadence in 2010. Now the report has returned as the Denali Memory Report by Cadence, a blog authored by Steve Leibson, marketing director at Cadence.

The report will cover memory market news, market trends, products and product strategies of memory vendors, and alliances and industry consortia. The first posting, dated Jan. 5, reports an announcement by Elpida that it has started shipping samples of 4GBit SDRAMs with both wide I/O and LPDDR3 interfaces. Both types of interfaces are expected to have a strong impact on the DRAM market this year, and the Elpida announcement will help push things forward.

Steve will continue to write EDA Insider, a blog he started in 2010. EDA Insider had over 500 posts last year. A Jan. 3 posting lists the 13 most popular EDA Insider blogs of 2011.

In my view, the return of the Denali Memory Report is one more indication of the strong focus that Cadence is placing on the memory market. Last year Cadence rolled out an IP strategy in which memory (DRAM) and storage (NAND flash) controller IP takes center stage. Also last year, Cadence announced the first DDR4 IP solution (including controller, PHY, and memory models) and the first wide I/O memory controller IP. Next week Cadence will exhibit at the Storage Visions conference in Las Vegas and will be, for the first time, a sponsor.

Memory is a vital part of any electronic system architecture, and it must be considered early and often by designers. If you're involved in the design of ICs or SoCs that have interfaces to memory, or simply want to keep up with trends in memory and storage, don't forget to read the Denali Memory Report by Cadence.

Richard Goering



Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.