Home > Community > Blogs > Industry Insights > two new dac panels 20nm design and mixed signal verification
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Industry Insights blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Two New DAC Panels: 20nm Design and Mixed-Signal Verification

Comments(0)Filed under: Industry Insights, DAC, lithography, verification, Mixed-Signal, mixed signal, 20nm, DAC 2011, Design Automation Conference, 20 nm, panels, EDA360 Theater

Two Design Automation Conference panels that you probably haven't heard off address two of the hottest issues in electronic design today. One panel focuses on 20nm design challenges, and the other tackles the perennially tough topic of mixed-signal verification. Both are free and organized by Cadence, and the 20nm panel even comes with a free lunch.

The panels are described below. I would also like to bring your attention to the Cadence EDA360 Theater located at the Cadence booth, #2237. The theater provides three days of presentations from customers, partners, and Cadence representatives. You'll find a schedule here. A description of all Cadence activities at DAC, including conference speakers, demo suites, the Denali party, and the "I Love DAC" campaign can be found at our microsite here.  And don't forget to download the free Cadence DAC iPhone app.

Getting a Jumpstart on 20nm
Monday, June 6, 11:30 am - 1:30 pm
Omni Hotel Grand Ballroom Salon D (Level 4)

Power, complexity, lithography - the challenges at 20nm are daunting. This panel brings together IP providers, semiconductor companies, and a Cadence representative to discuss the challenges of 20nm design and implementation, and the approaches needed to ease the challenges.

The moderator is Jim Handy of Objective Analysis. Panelists are:

  • Chi-Ping Hsu, senior vice president, Silicon Realization, Cadence
  • Simon Segars, executive vice president and general manager, physical IP, ARM
  • Ana Hunter, vice president of foundry services, Samsung
  • Philippe Magarshack, vice president for design automation and libraries, STMicroelectronics

Further information and registration is available here.

Stop thinking and start acting: methods to shrink the verification deficit
Wednesday, June 8, 12:00 pm - 1:00 pm
Cadence EDA360 Theater, Booth 2237

On Wednesday June 8, I will moderate a panel on mixed-signal verification at the EDA360 Theater. Three user panelists will discuss why mixed-signal verification is so challenging, talk about how they're addressing those challenges today, and suggest advancements in EDA tools and methodologies that can help resolve the challenges. Panelists include:

  • Martin Barnasconi, product manager AMS/RF system design methodologies, NXP Semiconductors
  • Jonathan David, senior staff engineer, Qualcomm
  • Hao Feng, senior design manager, LSI

If you're coming to DAC, please come to either or both panels and bring some good questions.

Richard Goering



Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.