Home > Community > Blogs > Industry Insights > top eda standards efforts to watch in 2010
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Industry Insights blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Top EDA Standards Efforts To Watch In 2010

Comments(0)Filed under: Industry Insights, low power, DFM, OSCI, Si2, System C, Standards

There’s some good news for the New Year – it looks like 2010 will be a busy year for EDA-related standards development. Here’s a short list of significant standards efforts (alphabetical by standards body, no implied ranking) that are expected to yield some interesting results in the coming year.

Accellera Interface Technical Committee (ITC) – This group will add new streaming capabilities to the SCE-MI (Standard Co-Emulation Modeling Interface) 2.0 standard, extending the use of emulation to much higher levels of abstraction than what was possible in the past.

Accellera Unified Coverage Interoperability Standard (UCIS) – This group is expected to release the first version of a unified verification coverage standard in 2010.

Accellera Verilog-AMS – The committee will focus on the integration of Verilog-AMS with the IEEE P1800 (SystemVerilog) standard, and work to extend SystemVerilog assertions to analog design.

Accellera Verification IP Interoperability – As noted in a recent Industry Insights blog on VIP interoperability, this group will work towards a common base class library with the goal of achieving IEEE standardization.

IEEE P1647 (e language standardization) – The working group is targeting a P1647-2010 release that will incorporate a number of new language features, as described in a previous Industry Insights blog authored by the working group’s chairman.

IEEE 1666 (SystemC and TLM 2.0) – This group expects to revise the IEEE 1666-2005 standard and release an IEEE 1666-2010 LRM in mid-2010. In addition to new SystemC features, it will incorporate the TLM 2.0 standard.

IEEE 1734 (IP quality metrics) – The working group is validating and testing a schema, and expects to be ready for balloting in the first half of 2010.

IEEE 1735 (IP encryption) – In 2010 this working group will work with P1800 (SystemVerilog) and P1076 (VHDL) to incorporate its work on encryption interoperability into the language standards. The group will also work on a rights management syntax and a convention for key management.

OSCI CCI (Configuration, Control and Inspection) – As noted in an Industry Insights blog, this new Open SystemC Initiative (OSCI) working group will work to define SystemC interfaces for interoperable instrumentation of models.

OSCI Synthesis Working Group – As announced in November 2009, this group has invited a public review of a SystemC synthesis subset draft through January 31, and will make the review and comments public in Q3 2010.

Silicon Integration Initiative (Si2) Low Power Coalition – Work is underway to identify an interoperable subset of the Common Power Format (CPF) 1.1 and IEEE P1801-2009 (Unified Power Format, UPF). The coalition is also defining system-level power modeling requirements.

Si2 OpenDFM Specification – This group is currently reviewing a “near final” draft of a universal design rule checking (DRC) language that can be translated into a variety of proprietary verification languages.

Si2 Open3D Standards – Si2 is launching a new standards effort aimed at clarifying terminology, developing interfaces, and enhancing the design tool infrastructure for 3D ICs with through-silicon vias (TSVs).

The above is by no means a comprehensive list, and suggested additions are welcome. But it’s a long enough list to make clear that 2010 will be a busy year for those involved in standards related to IC and systems design.

Richard Goering

Comments(0)

Leave a Comment


Name
E-mail (will not be published)
Comment
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.