Home > Community > Blogs > Industry Insights > user interview forging a multi mode synthesis flow
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Industry Insights blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

User Interview: Forging A Multi-Mode Synthesis Flow

Comments(0)Filed under: Industry Insights, Micron, CDNLive!, PSO, Multi-Mode Synthesis

Traditional synthesis flows aren’t keeping up with IC complexity and low-power demands, according to Laszlo Borbely, design engineer at Micron Technology. At the recent CDNLive! Silicon Valley, Borbely discussed a new flow that uses concurrent multi-mode synthesis and low-power optimization based on the Common Power Format (CPF). He showed how the new flow worked on a memory controller IC.

The traditional flow, Borbely explained, employs bottom-up synthesis for separate submodules, where submodule I/O delay is budgeted for the worst case. Top-level synthesis is constrained to satisfy the worst-case mode, thus over-constraining the overall design. Power structures are added later, with power shutoff (PSO) simulation delayed until the netlist is available. Test structures are added later as well.

In the new flow, PSO can be simulated at the register-transfer level with CPF. Synthesis is top-down and does not require module-level constraints. With multi-mode synthesis, the top level is properly constrained for each mode, not the worst-case mode. Power and test structures are added during synthesis.

The main result is that the design is not over-constrained, and area is not wasted. Also, since power and test are added during synthesis, timing is more likely to be correct before place and route. Isolation and PSO cells can be inserted automatically, and equivalence checking can be automated and driven by the CPF file. Tools used in Micron’s flow include the Cadence RTL Compiler, Conformal Logic Equivalence Checker, Conformal Low Power, and SoC Encounter.

In the attached video clip taken from an interview after his presentation, Borbely discussed the need for multi-mode optimization, problems with the existing synthesis flow, the role of CPF, and the advantages of the new approach.


If video fails to launch click here.

Borbely has some advice for implementing a multi-mode optimization synthesis flow. “It is probably most successful if the functional modes are described in detail, and each mode is specified as simply as possible,” he said.

Richard Goering


Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.