Home > Community > Blogs > Industry Insights > user interview running full chip mixed signal simulations
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Industry Insights blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

User Interview: Running Full Chip Mixed-Signal Simulations

Comments(0)Filed under: Industry Insights, SoC, Mixed-Signal, SiRF, GPS, AMS

Running full-chip, mixed-signal simulations with sufficient accuracy and speed is a huge challenge for system-on-chip (SoC) designers. But engineers at SiRF, a provider of GPS chipsets and subsystems, have been able to do so, according to Marcelo Silva, verification engineer. In an interview at the Design Automation Conference, Silva talked about SiRF’s use of Verilog-AMS, real value modeling, Spice, and fast Spice for analog/mixed-signal simulation.

Prior to the interview, Silva spoke at a panel discussion on mixed-signal design and verification at the Cadence Ecosystem booth. Here, he talked about the challenge of running simulations that combine large amounts of digital circuitry running at slow clock speeds with analog/RF IP running at perhaps 3 GHz. Maintaining sufficient accuracy on the analog side while keeping run-times reasonable is a huge challenge, he said. Silva discussed an approach that uses verification planning, a single testbench driven by digital verification engineers, Verilog-AMS at the block and chip level, and real value modeling with the Verilog-AMS wreal construct.

In the interview, Silva noted that SiRF designs its own analog blocks, and thus has both analog and digital design systems and engineers. The company uses the Cadence Virtuoso system for custom design, Virtuoso AMS Designer for mixed/signal verification, and the Incisive Plan-to-Closure methodology for digital verification.

In the attached video clip, Silva talks about how SiRF models analog blocks, and discusses how the company uses Verilog-AMS, full Spice with Virtuoso Spectre, fast Spice with Virtuoso UltraSim, and wreal modeling in order to verify its mixed-signal SoCs.

If video fails to launch click here.

Still, there’s room for progress. Silva noted he’d like to see better handling of voltage scaling in mixed-signal simulation. He would also like to see an analog/mixed-signal version of SystemVerilog, analogous to Verilog-AMS. That would help with randomization and coverage in mixed-signal test generation, he noted.

Silva also spoke to a deeper challenge at the panel – communications between design teams. “Usually the analog and digital guys never talk to one another,” he said. “In our flow, it has to be integrated.”

Richard Goering


Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.