Home > Community > Blogs > Industry Insights > user interview how faraday reduces ic power consumption
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Industry Insights blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

User Interview: How Faraday Reduces IC Power Consumption

Comments(0)Filed under: Industry Insights, ASIC, CPF, low-power

Albert Chen, field applications and marketing manager at Faraday Technology, has good news and bad news about low-power IC design. The good news -- low-power design implementation has become much more efficient in the past few years. The bad news -- 60 percent of potential power savings remains untapped.

Chen participated in a low-power panel at the Cadence Ecosystem booth at the recent Design Automation Conference, and he also gave a half-hour presentation at the booth. In an interview following the panel, he offered some further comments about Faraday’s experience with low power design. And this experience is, in fact, extensive. Faraday, a silicon IP and fabless ASIC design provider, completes some 300 tapeouts per year.

A bit of background is needed before delving further into the interview. In his presentation, Chen talked about a mobile digital TV demodulator chip that Faraday designed in 2006, and a multimedia processor ASIC that Faraday designed in 2008. Both used power management techniques. While the 2008 chip was 3X more complex than the 2006 chip, it was designed in 45 percent of the time.

What caused this leap in productivity? That’s the first question I put to Chen in our interview, and his answer is in the short video clip below.

As Chen suggests in the above video clip, Faraday’s adoption of the Common Power Format (CPF) and platform-based approach are key to delivering good power results for its ASIC design customers. With the platform-based approach, the company starts with a “generic” solution that supplies 80 percent of what customers want, and treats silicon IP as customizable plug-and-play blocks to get the remaining 20 percent. Chen said that Faraday’s platform SoCs support a number of low-power design techniques, including dynamic and adaptive voltage and frequency scaling. Faraday also provides an operating system and drivers to run the SoC.

While progress in low-power design is impressive, something is still missing. In his presentation, Chen noted that current techniques address less than 40 percent of the potential power savings. The remaining 60 percent are at the systems level. Here’s what Chen had to say about how we can address it:

What advice would Chen give to ASIC design teams that are new to low-power design?

“Don’t be afraid – that’s the key. A lot of Faraday customers are first-time ASIC customers. There is some hand-holding, but I think the ASIC environment and flows are mature enough that we have lowered the barriers dramatically over the past four or five years. It can be done. It’s a great time to build chips right now.”

Richard Goering


Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.