Home > Community > Blogs > Industry Insights > advanced node panel making the case for restricted design rules
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Industry Insights blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Advanced Node Panel: Making The Case For Restricted Design Rules

Comments(0)Filed under: Industry Insights, TMSC, DFM, advanced node, AMD, RDR, Restricted Design Rules, Texas Instruments

You would think that designers would not welcome restrictions on what they do, but panelists at the recent Design Automation Conference saw restricted design rules (RDRs) as a helpful and necessary step towards 32 nm/28 nm IC design. Panelists from AMD, TSMC, Texas Instruments, and Cadence spoke Monday, July 27, at a panel on advanced node design at the Cadence Ecosystem booth.

This was the first of five panels held at the booth, all of which included three customer or partner representatives and one Cadence representative. The panels focused on user challenges and experiences. I moderated four of the panels, including the advanced node panel.

One overall message was that the design and modeling infrastructure for 32/28 nm is ready, although full volume production is still a ways off. Tom Quan, senior director of EDA and design service marketing at TSMC, started the panel with a look at TSMC’s 28 nm design infrastructure. It includes statistical Spice models, a unified DFM framework, a reference flow, and RDR-based standard cells with regular layout patterns.

“We will definitely see the use of RDRs to meet performance targets and reduce variability,” said Arjun Rajagopal, member of technical staff at TI’s DSP group. According to a chart he showed, RDRs will take up some extra area, but will help reduce variability and provide benefits when it comes to reuse, predictability, simplicity, manufacturability, and resolution enhancement techniques (RET).

Norma Rodriguez, senior member of technical staff at AMD, spoke in some detail about the benefits of using RDRs at 22 nm and below. Design rule complexity is unmanageable beyond 32 nm, she said, and design intent is getting more complicated. As such, there’s a need to adopt regular layout patterns and limit the number of design configurations. “What we’re calling RDRs will allow us to build very complicated designs,” she said. “If we follow RDRs, lithography will be a lot easier, and we’ll have better variability control.”

ANodePanel2
Norma Rodriguez, Tom Quan, Arjun Rajagopal, and Nitin Deo (left to right) participate
in the advanced nodes panel.

In the Q&A period, I asked how restrictive the “restrictive” design rules are going to be at 32/28 nm, and what the tradeoffs are in terms of area, performance and power. Quan said TSMC will have a standard cell library version with one-directional pitches. Designers will give up some area but will save power, have better control over leakage, and have much better reliability than they would with random layout patterns, he said.

Rodriguez said that AMD will identify “forbidden pitches” and tell designers which pitches they can use. “In reality this helps you,” she said. “It makes layout people and designers more efficient, and they have more time to use in different ways.”

Nitin Deo, group marketing director at Cadence, noted that there’s a “marketing problem” with the RDR terminology. “RDRs should be called MDRs – manufacturable design rules,” he said, “because what you do is use such a regular layout that automatically the design becomes more manufacturable.”

Panelists also raised the following points:

  • Design for manufacturablity (DFM) with predictive models is still needed – design rules alone aren’t enough.
  • Stress effects must be modeled at 32 nm and below. Placement and routing tools need to understand stress and other systematic effects.
  • Advanced node design requires a scalable methodology that can handle hundreds of millions of gates.
  • Double-patterning in lithography is another source of variation that must be modeled.
  • At 32/28 nm, routers need to support discrete legal width without run-time impact, and concurrent analysis and optimization will be necessary.

The good news, as reported by Nitin Deo:

“We are ready with the infrastructure that is required for supporting 32 and 28 nm. We’ve done several designs and we’re tracking about 30 different projects with partners. So far as the tool infrastructure is concerned, it is absolutely ready, whether it be manufacturing models, or rules, or the independent analyses that are required.”

Richard Goering

Comments(0)

Leave a Comment


Name
E-mail (will not be published)
Comment
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.