e Running Inside VCS Anniversary Updates?
By Joseph Hupcey III
on November 20, 2008
It's been a year since I heard the first solid report about Synopsys supporting the e language (IEEE 1647-2008) natively inside VCS. (Note a key distinction here: VCS has interfaced with e language and/or Specman-driven testbenches for years -- that's...
Read More »
Comments (0)
Filed under: Testbench simulation, IES, multi-language, Incisive Enterprise Simulator (IES), e, Specman, IEEE 1647
|
 |
Thoughts on AMS Verification Inspired by the DV Club Lunch
By Joseph Hupcey III
on November 13, 2008
Last week I had the pleasure of attending a DV Club lunch presentation from Dr. Henry Chang of Designers' Guide Consulting on "What the Digital Verification Engineer Needs to Know about Analog Verification" . The talk was very engaging,...
Read More »
Comments (1)
Filed under: Functional Verification, Verification methodology , verification strategy, AMS
|
 |
Heads-up: Formal + Productivity Flow Technical Webinar Coming Up On Nov 12th
By Joseph Hupcey III
on November 5, 2008
Heads-up: there is a free technical webinar next Wednesday 11/12 that goes deeper into the topic of combining formal verification with Cadence's planning & management technology to dramatically improve the throughput of proving assertions, and...
Read More »
Comments (0)
Filed under: Functional Verification, Plan and metrics management, Formal Analysis, Verification methodology , Enterprise Manager, CDV, Coverage-Driven Verification, metric driven verification (MDV), coverage driven verification (CDV), verification strategy, FPV
|
 |
Welcome Sharath Siddappa From Rambus, You Are The 5000th OVM World Registrant!
By Adam Sherer
on November 4, 2008
Welcome Sharath Siddappa, the 5000th OVM World registrant! In only 10 months, the OVM has grown beyond 5000 registrants to more than 5200. I took the opportunity to ask Sharath a few questions about his interest in the OVM and how he wants it to develop...
Read More »
Comments (0)
Filed under: Functional Verification, Testbench simulation, OVM, eRM, OVMWorld, SystemVerilog, Open Verification Methodology
|
 |
OVM - The "O" Means Opportunity
By Adam Sherer
on October 31, 2008
A few months back I blogged that OVM was " Open for Business ". A nice play on words, if I do say so myself, but is there real opportunity now that the door is open? 5200 OVM World participants. 10,000 downloads. 2100 forum posts. 200+ LinkedIn...
Read More »
Comments (0)
Filed under: Functional Verification, OVM, Doulos, IBM, Cadence VIP portfolio, KPIT, Simantis, eclipse
|
 |
Report From the Advanced Verification Techtorial in San Jose Tuesday 10/28
By Joseph Hupcey III
on October 30, 2008
I'm excited to report that Tuesday's techtorial, covering a range of topics underneath the metric driven verification and OVM umbrellas, was a great success (Here is the detailed agenda for reference http://www.secure-register.net/flyer.php?id...
Read More »
Comments (1)
Filed under: Functional Verification, Verification methodology , OVM, metric driven verification (MDV), Open Verification Methodology, techtorial
|
 |
OVM Momentum and Interoperability
By Adam Sherer
on October 27, 2008
The question of how to integrate legacy VMM VIP into OVM verification environments is an issue on the minds of many in the verification ecosystem. Ed Sperling has written a good article on this subject. For folks who have been tracking progress on the...
Read More »
Comments (0)
Filed under: Functional Verification, Verification IP modeling, OVM, OVM Professionals Network, metric driven verification (MDV), Open Verification Methodology, VIP
|
 |
Verification Techtorial in San Jose next Tuesday 10/28
By Joseph Hupcey III
on October 23, 2008
Apologies for the shameless promotion, but I can't resist touting an event I'm producing next Tuesday: an "Advanced Verification Techtorial" on the Cadence San Jose campus. Here is the detailed agenda: http://www.secure-register.net...
Read More »
Comments (1)
Filed under: Functional Verification, Verification methodology , OVM, metric driven verification (MDV), Open Verification Methodology, techtorial
|
 |
Formal Moment Of Zen
By Abhishek Datta
on October 23, 2008
Most of my experience in functional verification prior to my dabbling in FPV was in the area of SystemC / SCV and simulation acceleration . I naturally brought a simulation-mindset to FPV. As a matter of fact, it is possible to go far in FPV by thinking...
Read More »
Comments (0)
Filed under: Functional Verification, Formal Analysis, Simulation acceleration, FIFO, PSL, SVA, OVL, SCV, SystemC, FPV
|
 |
Top 5 Stumbling Blocks In FPV Adoption
By Abhishek Datta
on October 16, 2008
My first post served as a context for this blog. It also telegraphed my intention to set down a few reasons for the initial difficulties faced by long-time simulation users, specifically verification engineers, in applying formal property verification...
Read More »
Comments (0)
Filed under: Functional Verification, Testbench simulation, Formal Analysis, Verification methodology , Coverage-Driven Verification, verification strategy, Model-checking
|
Community GuidelinesThe Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines. |