Home > Community > Blogs > Functional Verification > video dvcon 2012 digital mixed signal dms expert neyaz khan on uvm mixed signal uvm ms
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Functional Verification blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Video: DVCon 2012 Digital-Mixed Signal (DMS) Expert Neyaz Khan on UVM Mixed Signal (UVM-MS)

Comments(0)Filed under: Functional Verification, Verification methodology , verification strategy, AMS, DVcon, verification, Mixed Signal Verification, Mixed-Signal, uvm, Joe Hupcey III, UVM-MS, Maxim Semiconductor, Neyaz Khan, digital mixed-signal

E-mail reminders for the DVCon 2013 Call For Abstracts prompted me to look through my DVCon 2012 folder -- lo and behold I came across the following video interview.  It was shot during the show, but the official approval fell between the cracks and didn't come through until recently.   Regardless, the issues raised in the paper that's the subject of the interview (From Spec to Verification Closure: A Case Study of Applying UVM-MS for First Pass Success to a Complex Mixed-Signal SoC Design) are as challenging as ever.  Here the paper's author Neyaz Khan, a mixed signal verification R&D manager at Maxim Semiconductor, discusses what needs to be considered when the Universal Verification Methodology (UVM) is extended to support mixed signal verification projects, the implications for circuit modeling, and the optimal R&D team composition.

If the embedded video fails to play, click here.

Note: if you have never attended a DVCon, you can expect to meet design and verification experts like Neyaz everywhere you turn - clearly worth the price of admission!

Question: if you are in the digital-mixed signal field, are you seeing similar trends in your company and/or customer base?  Please share your thoughts below, or contact me offline.

Until next DVCon, may your throughput be high and your power consumption be low!

Joe Hupcey III

On Twitter: @jhupcey, http://twitter.com/jhupcey


Reference Links
DVCon 2013 Call For Abstracts

Neyaz's DVCon 2012 paper, From Spec to Verification Closure: A Case Study of Applying UVM-MS for First Pass Success to a Complex Mixed-Signal SoC Design

Richard Goering Industry Insights report on the book Neyaz co-authored: "Advanced Verification" Book Brings UVM to Mixed Signal, Low Power, Multi-Language

My Photo Essay, Video Playlist, and Comments on DVCon 2012



Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.