will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST). login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Blogs > Functional Verification > inefficiency is futile - Gain UVM e and SystemVerilog Verification Productivity using Save, Restore and Reseed
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Functional Verification blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Inefficiency is Futile – Gain UVM e and SystemVerilog Verification Productivity Using Save, Restore, and Reseed

Comments(0)Filed under: Functional Verification, Testbench simulation, Verification methodology , SoC, eRM, SystemVerilog, IES, Specman, IEEE 1647, hvl, verification, Incisive, uvm, testbench, simulation, coverage, universal verification methodology, YouTube,, Incisive Enterprise Simulator, video, Axel Scherer, UVM training, test generation, UVC, UVM tutorial, verification tutorial, video tutorial, Stimulus, URM, cowbell, IEEE1800

In the world of Star Trek "resistance is futile" when you encounter the Borg. Fortunately, in verification we do not have to deal with the Borg. Nonetheless, our world provides plenty of challenges. Schedules are tight, problems are complex, and market windows are narrow. In other words, in the world of verification "inefficiency is futile" when trying to find bugs.

Subsequently, efficiency is paramount to get the job done. One angle to improving verification efficiency is to avoid redundant execution of simulation cycles. Such redundancy might exist in device configuration, linking, and programming, for example.

Depending on your situation, reducing this redundancy can have a significant impact on the simulation farm load and on debug efficiency. This can be accomplished by using a setup that leverages save, restore, and reseed effectively. These savings can be applied both for e (IEEE 1647) and SystemVerilog (IEEE 1800).

The YouTube video below, these application notes (for e & for SystemVerilog), and this archived webinar explain how this technique works in detail.

Stay efficient!


Axel Scherer
Incisive Product Expert Team
Twitter, @axelscherer


Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.