Home > Community > Blogs > Functional Verification > uvm e ieee 1647 video series features the return of the cowbell
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Functional Verification blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

UVM e (IEEE 1647) Video Series Features the Return of the Cowbell!

Comments(0)Filed under: Functional Verification, Testbench simulation, Verification methodology , SoC, eRM, SystemVerilog, IES, Specman, IEEE 1647, hvl, verification, Incisive, uvm, testbench, simulation, coverage, universal verification methodology, YouTube, uvmworld.org, Incisive Enterprise Simulator, video, Axel Scherer, UVM training, test generation, UVC, UVM tutorial, verification tutorial, video tutorial, Stimulus, URM, cowbell

A significant number of readers of my previous post on this topic were not aware of the Saturday Night Live cowbell skit. This took me quite by surprise! The only prescription for this problem is that I pledge to continue to play the cultural ambassador and will introduce more vital trivia!

However, before we expand the scope, let's continue to honor the will of Bruce Dickinson and give you more cowbell! After all, the sound of his original cowbell "ding" traveled all the way from Oregon to Japan. So we must have done something right.

This time around, we have tuned our cowbell to the frequency 164.814 Hz or e (IEEE 1647). In other words, we are releasing the basics for UVM-e with another two dozen short videos as a YouTube playlist [direct access links below].


 

 

 

  1. Introducing UVM
  2. Example DUT
  3. UVM Environment
  4. Interface UVC
  5. Collector
  6. Monitor
  7. Sequence Item
  8. Sequence
  9. BFM
  10. Sequence Driver
  11. Agent
  12. Agent types
  13. Interface UVC environment
  14. Virtual Sequence Driver - Sequence
  15. Module UVC
  16. Scoreboard
  17. DUT Functional Coverage
  18. Testbench
  19. Test
  20. Configuration
  21. AOP - Aspect Oriented Programming
  22. Phases
  23. Objections
  24. Signal Maps

Keep on dinging!

Axel Scherer
Incisive Product Expert Team
Twitter, @axelscherer

Comments(0)

Leave a Comment


Name
E-mail (will not be published)
Comment
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.