Home > Community > Blogs > Functional Verification > free webinar next thursday 10 13 on automating assertion generation for simulation formal and emulation flows
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Functional Verification blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Free Webinar Thursday 10/13 -- Automating Assertion Generation for Simulation, Formal and Emulation

Comments(3)Filed under: Formal Analysis, DVcon, IES-XL, Incisive, ABV, IEV, methodology, IFV, NextOp, assertion synthesis, assertions, formal verification, BugScope, assertion-based verification, Yuan Lu, Joe Hupcey III, webinar, interview

Everyone can agree that Assertion-Based Verification (ABV) is a powerful methodology for uncovering corner-case bugs, exposing functional coverage holes, and increasing verification observability.  HOWEVER, there is often one teeny-tiny issue that inhibits its wider adoption: hand-writing assertions can be a real pain.  To overcome this obstacle, assertion synthesis technology has emerged that enables rapid proliferation of ABV by automating the painful process of creating meaningful white-box assertions and functional coverage properties with sufficient capacity to handle complex SoC designs. Without writing any additional code, this technology can help you find additional bugs and improve functional coverage, integrating into your metric-driven verification (MDV) flow.

Great stuff -- but how does it work in reality?  In a free webinar this coming Thursday October 13, 2011 at 9am Pacific, Team Verify partners with our friends at NextOp Software to show how assertion synthesis works in the real world.  In addition to a live demo to reinforce the concepts introduced, we'll review in detail recent case studies from customer projects.

Register today:
http://www.cadence.com/cadence/events/Pages/event.aspx?eventid=557

... and see you on the radio soon!

Team Verify and NextOp


P.S.  Curious about the technical presenter, Yuan Lu of NextOp?  As the CTO of a smokin' hot EDA company, he is great at dividing his time between internal development and meeting with customers.  Hence, I suspect webinar attendees will recognize his voice from industry events like DAC and DVCon.  For example, here is an interview that Team Verify's editor Joe Hupcey III did with Yuan back at DVCon:

If the video fails to play, click here.

A full blog post on this interview is available here.

 

Comments(3)

By Saurabh on October 13, 2011
I would like to watch this webinar since I missed it, how can I do that

By tomacadence on October 14, 2011
All of our functional verification Webinars are archived; this one should be available within a week or two. I will post a note here when it is available on www.cadence.com/.../archive.aspx
Tom A.

By tomacadence on October 17, 2011
If you go to www.cadence.com/.../event.aspx you can now view the archived version of this Webinar, Enjoy!
Tom A.

Leave a Comment


Name
E-mail (will not be published)
Comment
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.